
is1C33L17sPeCifiCations:CPuCoreanDBusarChiteCture
s1C33L17teChniCaLManuaL
ePson
i-5-7
I
CPU
i.5.4traptable
The C33 PE Core allows the base (starting) address of the trap table to be set by the TTBR register.
After an initial reset, the TTBR register is set to 0xC00000.
Therefore, even when the trap table position is changed, it is necessary that at least the reset vector be written to the
above address.
Bits 9 to 0 in the TTBR register are fixed at 0. Therefore, the trap table starting address always begins with a 1KB
boundary address.
Table I.5.4.1 Trap Table
iDMa
Ch.
–
1
2
3
4
–
5
6
–
7
8
–
9
10
–
11
12
–
13
14
–
Priority
1
–
4
3
–
2
5
6
–
High
↑
↓
Low
vectornumber
(hexaddress)
0(Base)
1
2(Base+8)
3(Base+0C)
4–5
6(Base+18)
0x60000
7(Base+1C)
8–10
11(Base+2C)
12(Base+30)
13(Base+34)
14(Base+38)
15(Base+3C)
16(Base+40)
17(Base+44)
18(Base+48)
19(Base+4C)
20(Base+50)
21(Base+54)
22(Base+58)
23(Base+5C)
24(Base+60)
25(Base+64)
26(Base+68)
27–29
30(Base+78)
31(Base+7C)
32–33
34(Base+88)
35(Base+8C)
36–37
38(Base+98)
39(Base+9C)
40–41
42(Base+A8)
43(Base+AC)
44–55
exception/interruptname
(peripheralcircuit)
Reset
reserved
ext exception
Undefined instruction exception
reserved
Address misaligned exception
Debugging exception
NMI
reserved
Illegal interrupt exception
Software exception 0
Software exception 1
Software exception 2
Software exception 3
Port input interrupt 0
Port input interrupt 1
Port input interrupt 2
Port input interrupt 3
Key input interrupt 0
Key input interrupt 1
High-speed DMA Ch.0
High-speed DMA Ch.1
High-speed DMA Ch.2
High-speed DMA Ch.3
Intelligent DMA
reserved
16-bit timer 0
reserved
16-bit timer 1
reserved
16-bit timer 2
reserved
16-bit timer 3
reserved
Causeofexception/interrupt
Low input to the reset pin
–
ext instruction (illegal use)
Undefined instruction
–
Memory access instruction
brk instruction, etc.
Low input to the #NMI pin
or watchdog timer overflow
–
Occurrence of illegal interrupt from ITC
int instruction
Edge (rising or falling) or level (High or Low)
Rising or falling edge
High-speed DMA Ch.0, end of transfer
High-speed DMA Ch.1, end of transfer
High-speed DMA Ch.2, end of transfer
High-speed DMA Ch.3, end of transfer
Intelligent DMA, end of transfer
–
Timer 0 compare-match B
Timer 0 compare-match A
–
Timer 1 compare-match B
Timer 1 compare-match A
–
Timer 2 compare-match B
Timer 2 compare-match A
–
Timer 3 compare-match B
Timer 3 compare-match A
–