
iVPeRiPheRaLMoDuLes2(tiMeRs):16-bittiMeRs(t16)
s1C33L17teChniCaLManuaL
ePson
iV-1-11
IV
T16
startingclockoutput
To output the TMx clock, write 1 to the clock output control bit PTMx (D2/0x300786 + 8x). Clock output is
stopped by writing 0 to PTMx and goes to the initial output level according to the set values of INITOLx (D8/
0x300786 + 8x) and OUTINVx (D4/0x300786 + 8x).
PtMx:16-bitTimerxClockOutputControlBitinthe16-bitTimerxControlRegister(D2/0x300786+8x)
Figure IV.1.6.2 shows the waveform of the output signal.
Inputclock
PRESETx
PTMx
PRUNx
Countervalue
ComparisonmatchAsignal
ComparisonmatchBsignal
TMxoutput(INITOLx=0,OUTINVx=0)
TMxoutput(INITOLx=0,OUTINVx=1)
TMxoutput(INITOLx=1,OUTINVx=0)
TMxoutput(INITOLx=1,OUTINVx=1)
1 2 3 4 5 0
0
1
2 3 4 5 0 1 2 3 4 5 0 1
(WhenCRxA=3andCRxB=5)
FigureIV.1.6.2Waveformof16-bitTimerOutput
WhenoutinVx(D4/0300786+8x)=0(activehigh):
The timer outputs a low level (initial output level when output is started) until the counter becomes equal to the
comparison data A set in CRxA[15:0] (D[15:0]/0x300780 + 8x). When the counter is incremented to the next
value from the comparison data A, the output pin goes high and a comparison A interrupt occurs. When the
counter becomes equal to the comparison data B set in CRxB[15:0] (D[15:0]/0x300782 + 8x), the counter is
reset and the output pin goes low. At the same time a comparison B interrupt occurs.
CRxa[15:0]:16-bitTimerxComparisonDataABitsinthe16-bitTimerxComparisonDataASetup
Register(D[15:0]/0x300780+8x)
CRxb[15:0]:16-bitTimerxComparisonDataBBitsinthe16-bitTimerxComparisonDataBSetup
Register(D[15:0]/0x300782+8x)
WhenoutinVx(D4/0300786+8x)=1(activelow):
The timer outputs a high level (inverted initial output level when output is started) until the counter becomes
equal to the comparison data A set in CRxA[15:0] (D[15:0]/0x300780 + 8x). When the counter is incremented
to the next value from the comparison data A, the output pin goes low and a comparison A interrupt occurs.
When the counter becomes equal to the comparison data B set in CRxB[15:0] (D[15:0]/0x300782 + 8x), the
counter is reset and the output pin goes high. At the same time a comparison B interrupt occurs.