
V PeRiPheRaL MoDuLes 3 (inteRFaCe): GeneRaL-PuRPose seRiaL inteRFaCe (eFsio)
s1C33L17 teChniCaL ManuaL
ePson
V-1-45
V
EFSIO
0x300B03–0x300B13: serial i/F Ch.x Control Registers (peFsiFx_CtL)
name
address
Register name
Bit
Function
setting
init. R/W
Remarks
tXenx
RXenx
ePRx
PMDx
stPBx
ssCKx
sMDx1
sMDx0
D7
D6
D5
D4
D3
D2
D1
D0
Ch.x transmit enable
Ch.x receive enable
Ch.x parity enable
Ch.x parity mode select
Ch.x stop bit select
Ch.x input clock select
Ch.x transfer mode select
11
10
01
00
SMDx[1:0]
Transfer mode
8-bit asynchronous
7-bit asynchronous
Clock sync. Slave
Clock sync. Master
0
X
R/W
Valid only in
asynchronous mode.
00300B03
|
00300B13
(B)
1 Enabled
0 Disabled
1 Enabled
0 Disabled
1 With parity 0 No parity
1 Odd
0 Even
1 2 bits
0 1 bit
1 #SCLKx
0 Internal clock
serial i/F Ch.x
control register
(pEFSIFx_CTL)
note: The letter ‘x’ in bit names, etc., denotes a channel number from 0 to 1.
0x300B03
Serial I/F Ch.0 Control Register (pEFSIF0_CTL)
0x300B13
Serial I/F Ch.1 Control Register (pEFSIF1_CTL)
D7
tXenx: serial i/F Ch.x transmit enable Bit
Enables each channel for transmit operations.
1 (R/W): Transmit enabled
0 (R/W): Transmit disabled (default)
When TXENx for a channel is set to 1, the channel is enabled for transmit operations. When TXENx is
set to 0, the channel is disabled for transmit operations.
Always make sure TXENx = 0 before setting the transfer mode and other conditions.
Writing 0 to TXENx clears the transmit data buffer (FIFO) as well as disabling transmit operations.
D6
RXenx: serial i/F Ch.x Receive enable Bit
Enables each channel for receive operations.
1 (R/W): Receive enabled
0 (R/W): Receive disabled (default)
When RXENx for a channel is set to 1, the channel is enabled for receive operations. When RXENx is
set to 0, the channel is disabled for receive operations.
Always make sure RXENx = 0 before setting the transfer mode and other conditions.
Writing 0 to RXENx clears the receive data buffer (FIFO) as well as disabling receive operations.
D5
ePRx: serial i/F Ch.x Parity enable Bit
Selects a parity function for asynchronous transfer. (Default: indeterminate)
1 (R/W): Parity added
0 (R/W): No parity added
EPRx is used to select whether receive data is to be checked for parity, and whether a parity bit is to be
added to transmit data. When EPRx is set to 1, the receive data is checked for parity. A parity bit is au-
tomatically added to the transmit data. When EPRx is set to 0, parity is not checked and no parity bit is
added.
EPRx is only effective in asynchronous mode. Settings of EPRx have no effect in clock-synchronized
mode. In ISO7816 mode, the parity function is always enabled no matter how EPRx is set.