
aPPendix a i/o MaP
aP-a-76
ePson
s1C33L17 teChniCaL ManuaL
0x301a4C–0x301a80
LCd Controller
name
address
Register name
Bit
Function
setting
init. R/W
Remarks
–
CtL2dLY9
CtL2dLY8
CtL2dLY7
CtL2dLY6
CtL2dLY5
CtL2dLY4
CtL2dLY3
CtL2dLY2
CtL2dLY1
CtL2dLY0
D31–10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
reserved
TFT_CTL2 delay
–
0
–
R/W
0 when being read.
For HR-TFT
This register is
enabled when
PRESET = 1.
00301a4C
(W)
tFt_CtL2
register
(pLCDC_TC2)
–
Delay = CTL2DLY [pixels]
–
tFtseL
CoLoR
FPsMasK
–
dWd1
dWd0
sWinV
BLanK
–
FRMRPt
dithen
–
LutPass
–
BPP2
BPP1
BPP0
D31
D30
D29
D28
D27
D26
D25
D24
D23–8
D7
D6
D5
D4
D3
D2–0
HR-TFT panel selection
Color/mono selection
FPSHIFT mask enable
reserved
LCD panel data width
Software video invert
Display blank enable
reserved
Frame repeat for EL panel
Dither mode enable
reserved
LUT bypass mode
reserved
Bit-per-pixel select
0
–
0
–
0
–
0
–
0
R/W
–
R/W
–
R/W
–
R/W
–
R/W
0 when being read.
00301a60
(W)
1 Blank
0 Normal
LCdC display
mode register
(pLCDC_DMD)
1 Inverted
0 Normal
1 Color
0 Mono
1 HR-TFT
0 STN
DWD[1:0]
11
10
01
00
Data format
8-bit (format2)
reserved
8-bit (format1)
4-bit
1 Enabled
0 Disabled
1 Repeated
0 Not repeated
BPP[2:0]
101
100
011
010
001
000
Other
bpp (color/gray)
16 bpp (64Kc)
12 bpp (4Kc)
8 bpp (256c)
4 bpp (16c/16gr)
2 bpp (4c/4gr)
1 bpp (2c/2gr)
reserved
1 Enabled
0 Disabled
1 Bypassed
0 Used
–
–
iRaM
D31–1
D0
reserved
IRAM assignment
–
0
–
R/W
0 when being read.
00301a64
(W)
iRaM select
register
(pLCDC_IRAM)
1 A0RAM
0 IVRAM
0x0 to 0xFFFFFFFC
MWadR31
MWadR30
|
MWadR1
MWadR0
D31
D30
|
D1
D0
Main window start address
MWADR31 = MSB
MWADR0 = LSB
0x0 R/W
00301a70
(W)
Main window
display start
address
register
(pLCDC_MADD)
–
MWLadR9
MWLadR8
MWLadR7
MWLadR6
MWLadR5
MWLadR4
MWLadR3
MWLadR2
MWLadR1
MWLadR0
D31–10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
reserved
Main window line address offset
–
0
–
R/W
0 when being read.
00301a74
(W)
Main window
line address
offset register
(pLCDC_MLADD)
–
Main window width (pixels)
×
BPP/32
0x0 to 0xFFFFFFFC
sWadR31
sWadR30
|
sWadR1
sWadR0
D31
D30
|
D1
D0
Sub-window start address
SWADR31 = MSB
SWADR0 = LSB
0x0 R/W
00301a80
(W)
sub-window
display start
address
register
(pLCDC_SADD)