
aPPendix a i/o MaP
s1C33L17 teChniCaL ManuaL
ePson
aP-a-69
AP
I/Omap
0x301600–0x301610
sdRaM Controller
name
address
Register name
Bit
Function
setting
init. R/W
Remarks
–
–
sdon
sden
iniMRs
iniPRe
iniReF
D31–5
D4
D3
D2
D1
D0
reserved
SDRAM controller enable
SDRAM initialize flag
MRS command enable for init.
PALL command enable for init.
REF command enable for init.
–
0
–
R/W
R
R/W
0 when being read.
00301600
(W)
1 Initialized
0 Not initialized
1 Enabled
0 Disabled
1 Enabled
0 Disabled
1 Enabled
0 Disabled
1 Enabled
0 Disabled
sdRaM initial
register
(pSDRAMC_INI)
–
T24NS[1:0] = 0 to 3
→ 1 to 4 cycles
–
T60NS[2:0] = 0 to 7
→ 1 to 8 cycles
T80NS[3:0] = 0 to 15
→ 1 to 16 cycles
–
–
t24ns1
t24ns0
–
t60ns2
t60ns1
t60ns0
t80ns3
t80ns2
t80ns1
t80ns0
–
addRC2
addRC1
addRC0
D31–14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
reserved
Number of SDRAM tRP and tRCD
cycles
reserved
Number of SDRAM tRAS cycles
Number of SDRAM tRC, tRFC and
tXSR cycles
reserved
SDRAM address configuration
–
0
–
0
1
0
–
0
–
R/W
–
R/W
–
R/W
0 when being read.
00301604
(W)
111
110
101
100
011
010
001
000
ADDRC[2:0]
Configuration
32M x 16 bits x 1
16M x 8 bits x 2
8M x 8 bits x 2
2M x 8 bits x 2
16M x 16 bits x 1
8M x 16 bits x 1
4M x 16 bits x 1
1M x 16 bits x 1
sdRaM
configuration
register
(pSDRAMC_CTL)
–
0x0 to 0x7F
–
seLdo
sCKon
seLen
seLCo6
seLCo5
seLCo4
seLCo3
seLCo2
seLCo1
seLCo0
–
auRCo11
auRCo10
auRCo9
auRCo8
auRCo7
auRCo6
auRCo5
auRCo4
auRCo3
auRCo2
auRCo1
auRCo0
D31–26
D25
D24
D23
D22
D21
D20
D19
D18
D17
D16
D15–12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
reserved
SDRAM self-refresh status
SDRAM clock during self-refresh
SDRAM self-refresh enable
SDRAM self-refresh counter
reserved
SDRAM auto-refresh counter
–
0
1
–
0
1
0
1
0
–
R
R/W
–
R/W
0 when being read.
00301608
(W)
1 Refresh mode 0 Done
1 Enabled
0 Disabled
1 Enabled
0 Disabled
sdRaM refresh
register
(pSDRAMC_REF)
–
0x0 to 0xFFF
–
aRBon
–
dBF
inCR
Cas1
Cas0
aPPon
iQB
D31
D30–6
D5
D4
D3
D2
D1
D0
Arbiter enable
reserved
Double frequency mode enable
INCR transfer enable
CAS latency setup
SDAPP control
Instruction queue buffer enable
0
–
0
1
0
R/W
–
R/W
0 when being read.
00301610
(W)
1 Enabled
0 Disabled
1 Enabled
0 Disabled
1 Enabled
0 Disabled
sdRaM
application
configuration
register
(pSDRAMC_APP)
1 On
0 Off
1 Enabled
0 Disabled
CAS[1:0]
CAS latency
3
2
1
reserved
11
10
01
00