
iiBusModuLes:high-sPeeddMa(hsdMa)
ii-1-8
ePson
s1C33L17teChniCaLManuaL
ii.1.3.3settingtheRegistersindual-addressMode
Make sure that the HSDMA channel is disabled (HSx_EN (D0/0x30112C + 0x10x) = 0) before setting the control
information.
hsx_en:Ch.xEnableBitintheHSDMACh.xEnableRegister(D0/0x30112C+0x10x)
addressmode
The address mode select bit DUALMx (D15/0x301122 + 0x10x) should be set to 1 (dual-address mode). This
bit is set to 0 (single-address mode) at initial reset.
duaLMx:Ch.xAddressModeSelectBitintheHSDMACh.xControlRegister(D15/0x301122+0x10x)
transfermode
A transfer mode should be set using DxMOD[1:0] (D[15:14]/0x30112A + 0x10x).
dxMod[1:0]:Ch.xTransferModeSelectBitsintheHSDMACh.xHigh-OrderDestinationAddressSetup
Register(D[15:14]/0x30112A+0x10x)
The following three transfer modes are available:
singletransfermode(dxMod[1:0](d[15:14]/0x30112a+0x10x)=00,default)
In this mode, a transfer operation invoked by one trigger is completed after transferring one unit of data of the
specified size. If data transfer need to be performed a number of times as set by the transfer counter, an equal
number of triggers are required.
successivetransfermode(dxMod[1:0](d[15:14]/0x30112a+0x10x)=01)
In this mode, data transfer operations are performed by one trigger a number of times as set by the transfer
counter. The transfer counter is decremented to 0 each time data is transferred.
Blocktransfermode(dxMod[1:0](d[15:14]/0x30112a+0x10x)=10)
In this mode, a transfer operation invoked by one trigger is completed after transferring one block of data of the
size set by BLKLENx[7:0] (D[7:0]/0x301120 + 0x10x). If a block transfer need to be performed a number of
times as set by the transfer counter, an equal number of triggers are required.
transferdatasize
standardmode(hsdMaadV(d0/0x30119C)=0,default)
DATSIZEx (D14/0x301126 + 0x10x) is used to set the unit size of data to be transferred.
A half-word size (16 bits) is assumed if this bit is 1 and a byte size (8 bits) is assumed if this bit is 0 (default).
datsiZex:Ch.xTransferDataSizeSelectBitintheHSDMACh.xHigh-OrderSourceAddressSetup
Register(D14/0x301126+0x10x)
advancedmode(hsdMaadV(d0/0x30119C)=1)
In advanced mode, WORDSIZEx (D0/0x301162 + 0x10x) is provided to select word size (32 bits) in addition
to half-word size and byte size that can be selected using DATSIZEx (D14/0x301126 + 0x10x).
WoRdsiZex:Ch.xTransferDataSizeSelectBitintheHSDMACh.xControlRegisterforADVmode
(D0/0x301162+0x10x)
TableII.1.3.3.1TransferDataSizeSelectableinAdvancedMode
WoRdsiZex
1
0
transferdatasize
Word(32bits)
Half-word(16bits)
Byte(8bits)
datsiZex
X
1
0