
iiBusModuLes:inteLLigentdMa(idMa)
ii-2-4
ePson
s1C33L17teChniCaLManuaL
The contents of control information (4 words) in each channel are shown in the table below.
TableII.2.2.2.1IDMAControlInformation
Word
1st
2nd
3rd
4th
Bit
D31
D30–24
D23–18
D17–16
D15
D14–12
D11
D10–8
D7–6
D5–4
D3–1
D0
D31–12
D11–0
D31–0
Function
IDMAlinkenable1=Enabled,0=Disabled
IDMAlinkfield
–
Datasizecontrol(Donotsetto11.)
DATSIZ1 DATSIZ0
Settingcontents
1
0
Word(32bits)
0
1
Half-word(16bits)
0
Byte(8bits)
–
Sourceaddresscontrol(Donotsettoothers.)
SRINC2
SRINC1
SRINC0
Settingcontents
1
0
Addressdecrementwithinitialization
(addressisresetinsuccessiveorblocktransfermode)
0
1
Addressincrementwithoutinitialization
(addressisnotreset)
0
1
0
Addressincrementwithinitialization
(addressisresetinsuccessiveorblocktransfermode)
0
1
Addressdecrementwithoutinitialization
(addressisnotreset)
0
Addressfixed
–
Destinationaddresscontrol(Donotsettoothers.)
DSINC2
DSINC1
DSINC0
Settingcontents
1
0
Addressdecrementwithinitialization
(addressisresetinsuccessiveorblocktransfermode)
0
1
Addressincrementwithoutinitialization
(addressisnotreset)
0
1
0
Addressincrementwithinitialization
(addressisresetinsuccessiveorblocktransfermode)
0
1
Addressdecrementwithoutinitialization
(addressisnotreset)
0
Addressfixed
–
Transfermode(Donotsetto11.)
DMOD1
DMOD0
Settingcontents
1
0
Blocktransfermode
0
1
Successivetransfermode
0
Singletransfermode
–
End-of-transferinterruptenable1=Enabled,0=Disabled
Transfercounter(blocktransfermode)
Transfercounter-20high-orderbits(singleorsuccessivetransfermode)
Blocksize(blocktransfermode)
Transfercounter-12low-orderbits(singleorsuccessivetransfermode)
Sourceaddress
Destinationaddress
name
LNKEN
LNKCHN[6:0]
reserved
DATSIZ[1:0]
reserved
SRINC[2:0]
reserved
DSINC[2:0]
reserved
DMOD[1:0]
reserved
DINTEN
TC[19:0]
BLKLEN[11:0]
SRADR[31:0]
DSADR[31:0]
LnKen:idMalinkenable(d31/1stword)
If this bit remains set (= 1), the IDMA channel that is set in the IDMA link field is invoked after the completion
of a DMA transfer in this channel. DMA transfers in multiple channels can be performed successively by
merely triggering the first channel to be executed. There is no limit to the number of channels linked. Set this
link in order of the IDMA channels you want to be executed.
If this bit is 0, IDMA is completed by merely executing a DMA transfer in this channel.
LnKChn[6:0]:idMalinkfield(d[30:24]/1stword)
If you want IDMA to be linked, set the channel numbers (0 to 127) to be executed next.
The data in this field is valid only when LNKEN = 1.