
is1C33L17sPeCifiCations:PinDesCriPtion
i-3-8
ePson
s1C33L17teChniCaLManuaL
Table I.3.2.5 USB Interface Pin List
i/o
i/o
i
Pull-
up/down
–
function
USB D+ pin
USB D- pin
USB VBUS pin. Allows input of 5 V
QfP
75
74
76
Pinno.
Pinname
usBDP
usBDM
usBvBus
PfBga
M14
N14
L14
Table I.3.2.6 Other Pin List
i/o
i
i/o
i/
o
(H)
i/
o
(L)
i
Pull-
up/down
50k PU
100k PU
–
50k PD
60k PD
function
Initial reset input pin (with noise reduction circuit)
NMI request input pin (with noise reduction circuit)
DSIO: Serial input/output for debugging (with noise reduction circuit) (default)
P34:
General-purpose I/O port
DCLK: DCLK signal output for debugging (default)
P35:
General-purpose I/O port
DST2: DST2 signal output for debugging (default)
P36:
General-purpose I/O port
Boot mode select signal 1 input
Boot mode select signal 0 input
Wafer level burn-in test enable input
TEST-0 input
QfP
72
73
31
33
32
46
–
45
Pinno.
Pinname
#reset
#nMi
Dsio
P34
DCLk
P35
Dst2
P36
Boot1
Boot0
Burnin
test0
PfBga
N13
M13
K1
L1
K4
L5
K13
M9
M4
1: These pins can have pull-ups enabled or disabled by setting the pin control registers.
2: These pins come with a bus hold latch.
3: The input/output direction of the #CE10 pin at initial reset depends on the configuration of the BOOT[1:0] pins.
Refer to “Appendix D Boot” for details.
notes: The # prefixed to pin names indicates that input/output signals of the pin are active low.
The pin names listed in boldface denote the default pin (signal) name.
The I/O listed in boldface and uppercase denote the default input/output direction.
( ) for I/O indicates the following pin states:
(H), (L): Default output level. This is only indicated for signals whose level is fixed high or low
when the chip is initially reset.
(PU):
The pin is pulled up at initial reset (register control pull-up is enabled).
(Hi-Z): The pin is placed in high impedance state at initial reset (register control pull-up is
disabled).
The input level must be VDD only for the MCLKI and RTC_CLKI pins. Input levels for other pins
should be VDDH (or AVDD) level.
The PA
and PB port pins are not available in the QFP package. Do not set these ports to a
condition (input mode and pull-up off) that may place the port into floating status.
The BOOT0 pin is not available in the QFP package. The BOOT0 signal is pulled down to low
inside the package.