
iiBusModuLes:high-sPeeddMa(hsdMa)
ii-1-12
ePson
s1C33L17teChniCaLManuaL
Blocklength
When using block transfer mode (DxMOD[1:0] (D[15:14]/0x30112A + 0x10x) = 10), the data block length (in
units of the selected transfer data size) should be set using BLKLENx[7:0] (D[7:0]/0x301120 + 0x10x).
BLKLenx[7:0]:Ch.xBlockLengthBitsintheHSDMACh.xTransferCounterRegister
(D[7:0]/0x301120+0x10x)
In single transfer and successive transfer modes, BLKLENx[7:0] (D[7:0]/0x301120 + 0x10x) are used as bits 7
–0 of the transfer counter.
note: Whenperformingdatatransferinblocktransfermode,theblocksizemustnotbesetto0.
transfercounter
Blocktransfermode
In block transfer mode, up to 16 bits of transfer count can be specified using TCx_L[7:0] (D[15:8]/0x301120 +
0x10x) and TCx_H[7:0] (D[7:0]/0x301122 + 0x10x).
tCx_L[7:0]:Ch.xTransferCounter[7:0]BitsintheHSDMACh.xTransferCounterRegister
(D[15:8]/0x301120+0x10x)
tCx_h[7:0]:Ch.xTransferCounter[15:8]BitsintheHSDMACh.xControlRegister
(D[7:0]/0x301122+0x10x)
singletransferandsuccessivetransfermodes
In single transfer and successive transfer modes, up to 24 bits of transfer count can be specified using
BLKLENx[7:0] (D[7:0]/0x301120 + 0x10x), TCx_L[7:0] (D[15:8]/0x301120 + 0x10x) and TCx_H[7:0]
(D[7:0]/0x301122 + 0x10x).
Memoryaddress
standardmode(hsdMaadV(d0/0x30119C)=0,default)
In standard mode, SxADRL[15:0] (D[15:0]/0x301124 + 0x10x) and SxADRH[11:0] (D[11:0]/0x301126 +
0x10x) are used to specify a 28-bit memory address.
sxadRL[15:0]: Ch.xSourceAddress[15:0]intheHSDMACh.xLow-OrderSourceAddressSetupRegister
(D[15:0]/0x301124+0x10x)
sxadRh[11:0]:Ch.xSourceAddress[27:16]intheHSDMACh.xHigh-OrderSourceAddressSetup
Register(D[11:0]/0x301126+0x10x)
advancedmode(hsdMaadV(d0/0x30119C)=1)
In advanced mode, SxADRL[15:0] (D[15:0]/0x301164 + 0x10x) and SxADRH[15:0] (D[15:0]/0x301166 +
0x10x) are used to specify a 32-bit memory address.
sxadRL[15:0]: Ch.xSourceAddress[15:0]intheHSDMACh.xLow-OrderSourceAddressSetupRegister
forADVmode(D[15:0]/0x301164+0x10x)
sxadRh[15:0]:Ch.xSourceAddress[31:16]intheHSDMACh.xHigh-OrderSourceAddressSetup
RegisterforADVmode(D[15:0]/0x301166+0x10x)
note: Inadvancedmode,besuretousethecontrolregistersforadvancedmodetosetamemoryad-
dress.
In single-address mode, data transfer is performed between the memory connected to the system interface and
an external I/O device. The I/O device is accessed directly by the #DMAACKx signal, so it is unnecessary to
specify an address. DxADRL[15:0] (D[15:0]/0x301168 + 0x10x) and DxADRH[15:0] (D[11:0]/0x30116A +
0x10x) are not used in single-address mode.
addressincrement/decrementcontrol
standardmode(hsdMaadV(d0/0x30119C)=0,default)
The memory addresses can be incremented or decremented when one data transfer is completed. SxIN[1:0]
(D[13:12]/0x301126 + 0x10x) is used to set this function.
sxin[1:0]:Ch.xSourceAddressControlBitsintheHSDMACh.xHigh-OrderSourceAddressSetup
Register(D[13:12]/0x301126+0x10x)