
iiiPeriPheraLModuLes1(systeM):CLoCkManageMentunit(CMu)
iii-1-20
ePson
s1C33L17teChniCaLManuaL
(2)Controlregisterclock(sraMsaPB_CLk)
This clock (MCLK) is used to control the SRAMC registers located in area 6. This clock is required for
accessing the SRAMC registers and it can be stopped when not in use. SRAMSAPB_CKE (D7/0x301B04) is
used for clock supply control (default: on).
sraMsaPB_Cke:SRAMCSAPBBusInterfaceClockControlBitintheGatedClockControlRegister1
(D7/0x301B04)
iii.1.9.6ClocksupplytothegPio
The CMU provides the clock paths with a control bit shown below for the GPIO. The clock supply turns on when
the control bit is set to 1 and it turns off when the control bit is set to 0.
(1)gPioclock(Port_CLk)
This clock (MCLK) is used for the GPIO circuit and is required for accessing the GPIO control registers.
GPIO_CKE (D8/0x301B04) is used for clock supply control (default: on).
gPio_Cke:GPIONormalClockControlBitintheGatedClockControlRegister1(D8/0x301B04)
(2)gPionostopclock(Port_nostoP_CLk)
This clock (MCLK) is used for reading input ports and generating input interrupts. This clock can be
automatically turned off in HALT mode (see Section III.1.9.2) by setting GPIONSTP_HCKE (D27/0x301B04)
to 0 (default: on).
gPionstP_hCke:GPIONoStopClockControl(HALT)BitintheGatedClockControlRegister1
(D27/0x301B04)
Note, however, that the GPIO no stop clock is required in HALT mode when using an input interrupt to cancel
HALT mode.
iii.1.9.7ClocksupplytotheeFsio
The CMU provides the clock paths with a control bit shown below for the EFSIO. The clock supply turns on when
the control bit is set to 1 and it turns off when the control bit is set to 0.
(1)Controlregisterclock(eFsiosaPB_CLk)
This clock (MCLK) is used to control the EFSIO registers located in area 6. This clock is required for accessing
the EFSIO registers and it can be stopped when not in use. EFSIOSAPB_CKE (D5/0x301B04) is used for clock
supply control (default: on).
eFsiosaPB_Cke:EFSIOSAPBBusInterfaceClockControlBitintheGatedClockControlRegister1
(D5/0x301B04)
(2)eFsiobaudratetimerclock(eFsio_Baudrate_CLk)
This clock (MCLK) is used as the source clock for the baud rate timer in EFSIO. This clock can be
automatically turned off in HALT mode (see Section III.1.9.2) by setting EFSIOBR_HCKE (D25/0x301B04) to
0 (default: on).
eFsioBr_hCke:EFSIOBaudRateClockControl(HALT)BitintheGatedClockControlRegister1
(D25/0x301B04)
iii.1.9.8ClocksupplytotheusB
The CMU provides the clock paths with the control bit shown below for the USB module. The clock supply turns
on when the control bit is set to 1 and it turns off when the control bit is set to 0.
(1)usBclock(usB_CLk)
This clock (OSC3 = 48 MHz) is used for the USB interface module. USB_CKE (D8/0x301B00) is used for
clock supply control (default: off).
usB_Cke:USBIP48MHzClockControlBitintheGatedClockControlRegister0(D8/0x301B00)