
iiiPeriPheraLModuLes1(systeM):CLoCkManageMentunit(CMu)
iii-1-46
ePson
s1C33L17teChniCaLManuaL
0x301B10:ssCgMacroControlregister(pCMu_ssCg)
name
address
registername
Bit
Function
setting
init. r/W
remarks
–
ssMCitM3
ssMCitM2
ssMCitM1
ssMCitM0
ssMCidt3
ssMCidt2
ssMCidt1
ssMCidt0
–
ssMCon
D31–16
D15
D14
D13
D12
D11
D10
D9
D8
D7–1
D0
reserved
SSCGmacrointervaltimer(ITM)
setting
SSCGmacromaximum
frequencychangewidthsetting
reserved
SSCGmacroOn/Off
–
1
0
–
0
–
R/W
–
R/W
0whenbeingread.
00301B10
(W)
ssCgmacro
control
register
(pCMU_SSCG)
Protected
–
0to0xF
–
1 On
0 Off
note: When the PLL is off, the initial values and the written values cannot be read correctly from
SSMCIDT[3:0](D[11:8])andSSMCITM[3:0](D[15:12])sincethesourceclockisnotsuppliedfrom
thePLL(differentvaluesarereadout).ThecorrectvaluescanbereadoutwhenthePLLison.
d[31:16] reserved
d[15:12] ssMCitM[3:0]:ssCgMacrointervaltimersettingBits
These bits set the frequency change cycle in SS modulation of the SSCG. (See Section III.1.7, “Control
of the SSCG.”)
Always set these bits to 0b0001. (Default: 0b1111)
d[11:8] ssMCidt[3:0]:ssCgMacroMaximumFrequencyChangeWidthsettingBits
These bits set the maximum frequency change width in SS modulation of the SSCG. (See Section
III.1.7, “Control of the SSCG.”)
TableIII.1.14.11MaximumFrequencyChangeWidthSettings
ssMCidt2
1
0
1
0
ssMCidt1
1
0
1
0
1
0
1
0
PLLoutputclockfrequencyf[Mhz]
f
≤19.8
19.8<f
≤21.2
21.2<f
≤22.5
22.5<f
≤24.2
24.2<f
≤25.9
25.9<f
≤28.4
28.4<f
≤30.8
30.8<f
≤34.2
34.2<f
≤37.8
37.8<f
≤43.1
43.1<f
≤48.9
48.9<f
≤58.5
58.5<f
≤69.7
69.7<f
≤90.0
–
ssMCidt3
1
0
ssMCidt0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
(Default:0b0000)
note: SSMCIDT[3:0] must be set according to the PLL output clock frequency as shown inTable
III.1.14.11.UsingtheSSCGwithanimpropersettingmaycauseamalfunctionoftheIC.
d[7:1]
reserved
d0
ssMCon:ssCgMacroon/offControlBit
This bit turns the SSCG on or off.
1 (R/W): On
0 (R/W): Off (default)
Setting this bit to 1 causes the SSCG to start operating. Setting this bit to 0 causes the SSCG to stop, so
that the clock generator bypasses the SSCG.