
iiBusModuLes:high-sPeeddMa(hsdMa)
ii-1-18
ePson
s1C33L17teChniCaLManuaL
successivetransfermode(dual-addressmode)
The channel for which DxMOD[1:0] (D[15:14]/0x30112A + 0x10x) in control information is set to 01 oper-
ates in successive transfer mode. In this mode, a data transfer is performed by one trigger a number of times as
set by the transfer counter. The transfer counter is decremented to 0 by one transfer executed.
The operation of HSDMA in successive transfer mode is shown by the flow chart in Figure II.1.6.1.2.
START
END
Transfercounter-1
Transfer
counter=0
N
Y
Increments/decrements
address
: accordingtoSxIN/DxINor
SxID/DxIDsettings
Datareadfromsource
(1byte,1halfwordor1word)
Datawritetodestination
(1byte,1halfwordor1word)
CleartriggerflagHSx_TF
toacceptnexttrigger
ClearHSDMAenablebit
HSx_EN
Setcause-of-interruptflag
FHDMx
Restoresinitialvaluesto
address
: accordingtoSxIN/DxINor
SxID/DxIDsettings
FigureII.1.6.1.2OperationFlowinSuccessiveTransferMode
(1) When a trigger is accepted, the trigger flag HSx_TF (D0/0x30112E + 0x10x) is cleared and then data of
the size set in the control information is read from the source address.
(2) The read data is written to the destination address.
(3) The addresses are incremented or decremented according to the SxIN[1:0] (D[13:12]/0x301126 + 0x10x)/
DxIN[1:0] (D[13:12]/0x30112A + 0x10x) or SxID (D4/0x301162 + 0x10x)/DxID (D5/0x301162 + 0x10x)
settings.
1
(4) The transfer counter is decremented.
(5) Steps (1) to (4) are repeated until the transfer counter reaches 0.
(6) The address returns to the initial value if SxIN[1:0] (D[13:12]/0x301126 + 0x10x)/DxIN[1:0] (D[13:12]/
0x30112A + 0x10x) is 10 or SxID (D4/0x301162 + 0x10x)/DxID (D5/0x301162 + 0x10x) is 1.
1
(7) The HSDMA enable bit HSx_EN (D0/0x30112C + 0x10x) is cleared and HSDMA cause-of-interrupt flag
in ITC is set when the transfer counter reaches 0.
1: In standard mode, SxID (D4/0x301162 + 0x10x) and DxID (D5/0x301162 + 0x10x) are both fixed at 0.