
iiiPeriPheraLModuLes1(systeM):interruPtControLLer(itC)
iii-2-58
ePson
s1C33L17teChniCaLManuaL
0x30029B:LCdC,seriali/FCh.2,sPiidMarequestregister
(pidMareQ_rLCdC_rsiF2_rsPi)
name
address
registername
Bit
Function
setting
init. r/W
remarks
–
rsPitX
rsPirX
rstX2
rsrX2
rLCdC
–
D7–6
D5
D4
D3
D2
D1
D0
reserved
SPItransmitDMA
SPIreceiveDMA
SIFCh.2transmitbufferempty
SIFCh.2receivebufferfull
LCDCframeend
reserved
–
0
–
R/W
–
0whenbeingread.
0030029B
(B)
1 IDMA
request
0 Interrupt
request
LCdC,seriali/F
Ch.2,sPi
idMarequest
register
(pIDMAREQ_RLCDC
_RSIF2_RSPI)
–
Each bit in this register specifies whether to invoke IDMA when a cause of interrupt occurs.
When using the set-only method (default)
1 (R/W): IDMA request
0 (R/W): IDMA not invoked (default)
When using the read/write method
1 (R/W): IDMA request
0 (R/W): Interrupt request
If the bit is set to 1, IDMA is invoked when a cause of interrupt occurs, thereby performing a programmed data
transfer. If the bit is set to 0, normal interrupt processing is performed, without invoking IDMA.
For details on IDMA, refer to Section II.2, “Intelligent DMA (IDMA).”
If interrupts are enabled on the IDMA side and the transfer counter reaches the terminal count of 0 after completion
of DMA transfer, the IDMA request bit is reset to 0 and an interrupt request for the cause of interrupt that enabled
IDMA invoking is generated.
d[7:6]
reserved
d5
rsPitX:sPitransmitidMarequestBit
Specifies whether to invoke IDMA when a cause of the SPI transmit DMA interrupt occurs or not.
d4
rsPirX:sPireceiveidMarequestBit
Specifies whether to invoke IDMA when a cause of the SPI receive DMA interrupt occurs or not.
d3
rstX2:siFCh.2transmitBufferemptyidMarequestBit
Specifies whether to invoke IDMA when a cause of the SIF Ch.2 transmit buffer empty interrupt occurs
or not.
d2
rsrX2:siFCh.2receiveBufferFullidMarequestBit
Specifies whether to invoke IDMA when a cause of the SIF Ch.2 receive buffer full interrupt occurs or
not.
d1
rLCdC:LCdCidMarequestBit
Specifies whether to invoke IDMA when a cause of the LCDC interrupt occurs or not.
d0
reserved