
aPPendix C deVeLoPMent tooLs
s1C33L17 teChniCaL ManuaL
ePson
aP-C-3
AP
DEV
Libraries
The S5U1C33001C package contains different library files for each C33 Core.
Specify the C33 PE Core library files for the libraries to be linked.
Precautions on use of debugger
Use the S5U1C33001H1100 (ICD33 Ver. 3.0) or later when debugging an S1C33L17 application using an ICD.
Earlier versions of ICD do not support the S1C33L17. Furthermore, it is necessary to update the ICD firmware
when using the S5U1C33001H1100 (ICD33 Ver. 3.0), since its standard specification does not support the
S1C33L17.
The following S1C33L17 pins are used for debugging.
DSIO(P34)
DCLK(P35)
DST2(P36)
These pins must be configured for debugging. Fix the Debug Port MUX Register (0x300014) at 0x1 or the P34
–P36 Port Function Select Register (0x3003A7) at 0x0 and do not switch the pin function.
When PC tracing is not performed, disable the PC trace function in the ICD by setting the DIP switch (SW5:
on).
The PC trace function of the ICD uses the S1C33L17 pins listed below.
DST0(P15/TM3/SOUT1/TFT_CTL0)
DST1(P16/CARD0/#SCLK1/TFT_CTL3)
DPCO(P17/CARD1/#SRDY1/TFT_CTL2)
DSIO(P34)
DCLK(P35)
DST2(P36)
These pins must be configured for debugging. Fix the Debug Port MUX Register (0x300014) at 0x1 and do not
switch the pin function.
When debugging a C33 PE Core application with the ICD, execute the c33 das command as shown below
before executing the target command.
(gdb) c33 das 0x60000 0x84780 1
(gdb) target icd usb
(0x60000 = debug ROM address, 0x84780 = debug RAM address, 1 = C33 PE Core)
The areas listed below are reserved for debugging or system use. Do not access these areas during debugging.
- Area 0, addresses 0x0 to 0xF (when the debug monitor is used)
- Area 1 (reserved for system)
- Area 2 (reserved for debugging)
- Area 3, addresses 0x84700 to 0x847FF and 0x90000 to 0xFFFFF (reserved for debugging/system)
Setting DSTRAM_CKE (D3/0x301B00)
When the debug tools (ICD33 and GNU33) are used, addresses 0x846FF to 0x847FF in the DST RAM are
used as the debug area. Therefore, set DSTRAM_CKE (D3/0x301B00) to 1 to supply the operating clock to
the DST RAM before debugging can be started.
DSTRAM_CKE (D3/0x301B00) can be set to 0 to stop the DST RAM operation when the debug tool and
the DST RAM are not used.
* dstRaM_CKe: DSTRAM Clock Control Bit in the Gated Clock Control Register 0 (D3/0x301B00)