
aPPendix a i/o MaP
aP-a-8
ePson
s1C33L17 teChniCaL ManuaL
0x300299–0x30029F
interrupt Controller
name
address
Register name
Bit
Function
setting
init. R/W
Remarks
hsd3s3
hsd3s2
hsd3s1
hsd3s0
hsd2s3
hsd2s2
hsd2s1
hsd2s0
D7
D6
D5
D4
D3
D2
D1
D0
HSDMA Ch.3 trigger set-up
HSDMA Ch.2 trigger set-up
0
R/W
00300299
(B)
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
Software trigger
#DMAREQ3 input (falling edge)
#DMAREQ3 input (rising edge)
Port 3 input
Port 7 input
(reserved)
16-bit timer 3 compare B
16-bit timer 3 compare A
I2S Input Ch. HSDMA Right
SPI Rx
(reserved)
A/D conversion completion
Port 11 input
Port 15 input
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
Software trigger
#DMAREQ2 input (falling edge)
#DMAREQ2 input (rising edge)
Port 2 input
Port 6 input
(reserved)
16-bit timer 2 compare B
16-bit timer 2 compare A
I2S Input Ch. HSDMA Left
SPI Tx
SI/F Ch.2 Rx buffer full
SI/F Ch.2 Tx buffer empty
A/D conversion completion
Port 10 input (USB interrupt)
Port 14 input
hsdMa Ch.2–3
trigger set-up
register
(pHSDMA_HTGR2)
–
hst3
hst2
hst1
hst0
D7–4
D3
D2
D1
D0
reserved
HSDMA Ch.3 software trigger
HSDMA Ch.2 software trigger
HSDMA Ch.1 software trigger
HSDMA Ch.0 software trigger
–
0
–
W
0 when being read.
0030029a
(B)
–
1 Trigger
0 Invalid
hsdMa
software
trigger register
(pHSDMA
_HSOFTTGR)
–
RsPitx
RsPiRx
Rstx2
RsRx2
RLCdC
–
D7–6
D5
D4
D3
D2
D1
D0
reserved
SPI transmit DMA
SPI receive DMA
SIF Ch.2 transmit buffer empty
SIF Ch.2 receive buffer full
LCDC frame end
reserved
–
0
–
R/W
–
0 when being read.
0030029B
(B)
1 IDMA
request
0 Interrupt
request
LCdC, serial i/F
Ch.2, sPi
idMa request
register
(pIDMAREQ_RLCDC
_RSIF2_RSPI)
–
–
desPitx
desPiRx
destx2
desRx2
deLCdC
–
D7–6
D5
D4
D3
D2
D1
D0
reserved
SPI transmit DMA
SPI receive DMA
SIF Ch.2 transmit buffer empty
SIF Ch.2 receive buffer full
LCDC frame end
reserved
–
0
–
R/W
–
0 when being read.
0030029C
(B)
1 IDMA
enabled
0 IDMA
disabled
LCdC, serial i/F
Ch.2, sPi
idMa enable
register
(pIDMAEN_DELCDC
_DESIF2_DESPI)
–
–
denonLY
idMaonLY
RstonLY
D7–3
D2
D1
D0
reserved
IDMA enable register set method
selection
IDMA request register set method
selection
Cause-of-interrupt flag reset
method selection
–
1
–
R/W
0 when being read.
0030029F
(B)
Flag set/reset
method select
register
(pRST_RESET)
1 Set only
0 RD/WR
1 Set only
0 RD/WR
1 Reset only 0 RD/WR