
aPPendix B diFFeRenCes BetWeen C33 Pe CoRe and otheR C33 CoRe
s1C33L17 teChniCaL ManuaL
ePson
aP-B-1
AP
C33PE
Appendix B Differences Between C33 PE
Core and Other C33 Core
The functions below have been added to or changed for the C33 PE Core, based on functions of the C33 STD Core
CPU (S1C33000). For details, see the “S1C33 Family C33 PE Core Manual.”
B.1 instructions
The C33 PE Core instruction set is compatible with the C33 STD Core CPU, note, however, that some existing
instructions have been function extended or removed and new instructions have been added for high-performance
operations and cost reduction.
Function-extended instructions
The C33 PE Core has the following function-extended instructions.
1. The number of bits shifted by shift/rotate instructions has been increased from 8 to 32.
shift
%rd,imm5
0–8 bits shift
→ 0–32 bits shift, shift = srl, sll, sra, sla, rr, rl
shift
%rd,%rs
0–8 bits shift
→ 0–32 bits shift, shift = srl, sll, sra, sla, rr, rl
2. The data transfer instructions between a general-purpose register and a special register have been modified
to support newly added special registers.
ld.w
%sd,%rs
Special register specifiable in %sd added
ld.w
%rd,%ss
Special register specifiable in %ss added
added instructions
The instructions added to the C33 PE Core are listed below.
1. Instructions specifically designed to save and restore single or special registers have been added.
push
%rs
Pushes single register
pop
%rd
Pops single register
pushs
%ss
Pushes special registers successively
pops
%sd
Pops special registers successively
2. Instructions specifically designed for use with the coprocessor interface have been added.
ld.c
%rd,imm4
Coprocessor data transfer
ld.c
imm4,%rs
Coprocessor data transfer
do.c
imm6
Coprocessor execution
ld.cf
Coprocessor flag transfer
3. Other special instructions have been added.
swaph
%rd,%rs
Switches between big and little endians
psrset imm5
Sets the PSR bit
psrclr imm5
Clears the PSR bit
jpr
%rb
Register indirect unconditional relative branch
instructions removed
In the C33 PE Core, the instructions listed below have been removed from the instruction set of the C33 STD
Core CPU.
div0s
Preprocessing for signed step division
div0u
Preprocessing for unsigned step division
div1
Step division
div2s
Correction of the result of signed step division, 1
div3s
Correction of the result of signed step division, 2
mac
Multiply-accumulate operation
scan0
Scan bits for 0
scan1
Scan bits for 1
mirror
Mirroring
These functions can be realized using the software library provided or by other means.