
V PeRiPheRaL MoDuLes 3 (inteRFaCe): seRiaL PeRiPheRaL inteRFaCe (sPi)
s1C33L17 teChniCaL ManuaL
ePson
V-3-23
V
SPI
0x30171C: sPi Receive Data Mask Register (psPi_RXMK)
name
address
Register name
Bit
Function
setting
init. R/W
Remarks
–
0x0 to 0x1F
–
–
RXMasK4
RXMasK3
RXMasK2
RXMasK1
RXMasK0
–
RXMe
–
D31–15
D14
D13
D12
D11
D10
D9–2
D1
D0
reserved
Bit mask for reading received
data
reserved
Receive data mask enable
reserved
–
0
–
0
–
R/W
–
R/W
–
0 when being read.
Do not write 1.
0030171C
(W)
1 Enabled
0 Disabled
sPi receive
data mask
register
(pSPI_RXMK)
D[31:15] Reserved
D[14:10] RXMasK[4:0]: Receive Data Mask setup Bits
Specifies the number of bits for data mask when reading only the required lower bits of the receive data.
(Default: 0x0)
Set the MSB of the effective bits (e.g., 31 = not masked, 15 = D[31:16] is masked).
To enable the bit mask using RXMASK[4:0], set RXME (D1) to 1. When the specified bit mask is
enabled, the received data is read out with the masked bits set to 0 from the SPI Receive Data Register
(0x301700).
D[9:2]
Reserved
D1
RXMe: Receive Data Mask enable Bit
Enables the RXMASK[4:0] (D[14:10]) setting.
1 (R/W): Enable
0 (R/W): Disable (default)
By setting RXME to 1, the upper bits of the received data are masked (set to 0) according to the RX-
MASK[4:0] setting when it is loaded from the receive data buffer to the SPI Receive Data Register
(0x301700).
By setting RXME to 0, the upper bits of the received data that exceed the data bit length specified with
BPT[4:0] (D[14:10]/0x301708) are masked (set to 0) when it is loaded from the shift register to the SPI
Receive Data Register (0x301700).
Figure V.3.7.2 shows the relationship between the mask control bit settings and the receive data loaded
to the SPI Receive Data Register (0x301700).
D0
Reserved
Do not set this bit to 1.
D0
Dn
0
D0
Shift register
SPI Receive Data Register
RXME = 0 (default)
Valid data
BPT[4:0] + 1 (bits)
0
Dm
D0
Shift register
SPI receive buffer
SPI Receive Data Register
RXME = 1
Dn
Masked
D31
RXMASK[4:0] + 1 (bits)
D0
Dn
0
D0
BPT[4:0] + 1 (bits)
Dn
Masked
D31
Masked
Figure V.3.7.2 Receive Data Mask