
V PeRiPheRaL MoDuLes 3 (inteRFaCe): asYnChRonous seRiaL tRansCeiVeR (uaRt)
s1C33L17 teChniCaL ManuaL
ePson
V-2-5
V
UART
V.2.4 setting transfer Data Conditions
The following conditions are selectable to configure transfer data format:
Character length: 7 or 8 bits
Start bit:
1 bit, fixed
Stop bit:
1 or 2 bits
Parity bit:
Even, odd, or none
note: Make sure that the UART is disabled (RXEN/UART_CTL register = 0) when setting the transfer
data conditions.
RXen: UART Enable Bit in the UART Control (UART_CTL) Register (D0/0x00300B23)
Character length
Use the CHLN bit (D4/UART_CFG register) to select the character length. When CHLN is set to 0 (default),
the character length is configured to seven bits; when CHLN is set to 1, the character length is configured to
eight bits.
ChLn: Character Length Select Bit in the UART Mode (UART_CFG) Register (D4/0x00300B24)
stop bit
Use the STPB bit (D1/UART_CFG register) to select the stop bit length. When STPB is set to 0 (default), the
stop bit length is set to one bit; when STPB is set to 1, the stop bit length is set to two bits.
stPB: Stop Bit Select Bit in the UART Mode (UART_CFG) Register (D1/0x00300B24)
Parity bit
Use the PREN bit (D3/UART_CFG register) to select whether the parity function is enabled or not. When
PREN is set to 0 (default), parity function is disabled. In this case, a parity bit will not be added to transfer
data and the parity check will not be performed when data is received. When PREN is set to 1, parity function
is enabled. In this case, a parity bit will be added to transfer data and the parity check will be performed when
data is received.
When the parity function is enabled, select a parity mode using the PMD bit (D2/UART_CFG register). When
PMD is set to 0 (default), the parity bit is added/checked as even parity; when PMD is set to1, the parity bit is
added/checked as odd parity.
PRen: Parity Enable Bit in the UART Mode (UART_CFG) Register (D3/0x00300B24)
PMD: Parity Mode Select Bit in the UART Mode (UART_CFG) Register (D2/0x00300B24)
Sampling clock (sclk1/16)
CHLN = 0, PREN = 0, STPB = 0
CHLN = 0, PREN = 1, STPB = 0
CHLN = 0, PREN = 0, STPB = 1
CHLN = 0, PREN = 1, STPB = 1
CHLN = 1, PREN = 0, STPB = 0
CHLN = 1, PREN = 1, STPB = 0
CHLN = 1, PREN = 0, STPB = 1
CHLN = 1, PREN = 1, STPB = 1
s1
D0
D1
D2
D3
D4
D5
D6
s2
s1
D0
D1
D2
D3
D4
D5
D6
p
s2
s1
D0
D1
D2
D3
D4
D5
D6
s2
s3
s1
D0
D1
D2
D3
D4
D5
D6
p
s2
s3
s1
D0
D1
D2
D3
D4
D5
D6
D7
s2
s1
D0
D1
D2
D3
D4
D5
D6
D7
p
s2
s1
D0
D1
D2
D3
D4
D5
D6
D7
s2
s3
s1
D0
D1
D2
D3
D4
D5
D6
D7
p
s2
s3
s1: start bit, s2 & s3: stop bit, p: parity bit
Figure V.2.4.1 Transfer Data Format