
V PeRiPheRaL MoDuLes 3 (inteRFaCe): GeneRaL-PuRPose seRiaL inteRFaCe (eFsio)
s1C33L17 teChniCaL ManuaL
ePson
V-1-1
V
EFSIO
V.1 General-Purpose Serial Interface (EFSIO)
V.1.1 Configuration of serial interfaces
V.1.1.1 Features of serial interfaces
The S1C33L17 contains three channels of serial interfaces. Ch.0 and Ch.1 are the general-purpose serial interface
(EFSIO), and Ch.2 is the asynchronous serial transceiver (UART).
Note: This section is described about EFSIO (Ch.0 and Ch.1). Please refer to section V.2 "Asynchro-
nous Serial Transceiver (UART)" for Ch.2.
A clock-synchronized, asynchronous, or ISO7816 mode can be selected for the transfer method.
Clock-synchronized mode (Ch.0 and Ch.1)
Data length: 8 bits, fixed (No start, stop, and parity bits)
Receive error: An overrun error can been detected.
Asynchronous mode (Ch.0 and Ch.1)
Data length: 7 or 8 bits, selectable
Receive error: Overrun, framing, or parity errors can been detected.
Start bit:
1 bit, fixed
Stop bit:
1 or 2 bits, selectable
Parity bit:
Even, odd, or none, selectable
Since the transmit and receive units are independent, full-duplex communication is possible.
Supports IrDA interface
Internal clock or external clock is selectable.
ISO7816 mode (Ch.1)
Data length: 8 bits, fixed (start, stop, and parity bits are not included)
Receive error: Overrun, framing, or parity errors can been detected.
Start bit:
1 bit, fixed
Stop bit:
2 bits (T = 0) or 1 bit (T = 1)
Parity bit:
Even, fixed
Half-duplex communication using one data signal line
Transmit time guard function for low-speed serial device
Baud-rate setting: Any desired baud rate can be set by selecting the baud-rate timer, or using external clock in-
put (asynchronous mode only). Up to 8 Mbps transfer in clock-synchronized mode or up to
1 Mbps transfer in asynchronous mode are possible.
4-byte receive buffer (FIFO) and 2-byte transmit buffer (FIFO) are built in, allowing for successive receive and
transmit operations.
Data transfers using IDMA or HSDMA are possible.
Three types of interrupts (transmit buffer empty, receive buffer full, and receive error) can be generated.
Figure V.1.1.1.1 shows the configuration of the serial interface (one channel).
EFSIO
#SCLKx
Receive
control circuit
Receive data
buffer
(4-byte FIFO)
Interrupt
control circuit
Baud-rate
timer
#SRDYx
SINx
Transmit
control circuit
Transmit data
buffer
(2-byte FIFO)
SOUTx
Clock
control circuit
CMU
SAPB bus I/F
ITC
SRAMC
Figure V.1.1.1.1 Configuration of Serial Interface