
iVPeRiPheRaLMoDuLes2(tiMeRs):16-bittiMeRs(t16)
iV-1-20
ePson
s1C33L17teChniCaLManuaL
0300786–030079e:16-bittimerxControlRegisters(pt16_CtLx)
name
address
Registername
bit
Function
setting
init. R/W
Remarks
–
initoLx
(tMoDex)
seLFMx
seLCRbx
outinVx
CKsLx
PtMx
PResetx
PRunx
D15–9
D8
D7
D6
D5
D4
D3
D2
D1
D0
reserved
16-bittimerxinitialoutputlevel
(reservedfor16-bittimerxtest)
16-bittimerxfinemodeselection
16-bittimerxcomparisonbuffer
16-bittimerxoutputinversion
16-bittimerxinputclockselection
16-bittimerxclockoutputcontrol
16-bittimerxreset
16-bittimerxRun/Stopcontrol
–
0
–
R/W
R
R/W
W
R/W
0whenbeingread.
Advancedmode
Donotwrite1.
0whenbeingread.
00300786
|
0030079e
(hW)
–
1 Enabled
0 Disabled
1 Finemode 0 Normal
1 Invert
0 Normal
1 Externalclock 0 Internalclock
1 On
0 Off
1 Reset
0 Invalid
1 Run
0 Stop
16-bittimerx
controlregister
(pT16_CTLx)
1 Testmode 0 Normal
1 High
0 Low
note: Theletter‘x’inbitnames,etc.,denotesatimernumberfrom0to3.
0x300786 16-bitTimer0ControlRegister(pT16_CTL0)
0x30078E 16-bitTimer1ControlRegister(pT16_CTL1)
0x300796 16-bitTimer2ControlRegister(pT16_CTL2)
0x30079E 16-bitTimer3ControlRegister(pT16_CTL3)
D[15:9] Reserved
D8
initoLx:16-bittimerxinitialoutputLevelselectbit(advancedMode)
Selects an initial output level for timer output.
1 (R/W): High
0 (R/W): Low (default)
The timer output pin goes to the initial output level set using this bit when the timer output is turned
off by writing 0 to PTMx (D2) or when the timer is reset by writing 1 to PRESETx (D1). However, this
level is inverted if OUTINVx (D4) is set to 1.
Note that writing to this bit is enabled only in advanced mode.
D7
(tMoDex):Reserved
Do not set this bit to 1.
D6
seLFMx:16-bittimerxFineModeselectbit
Sets fine mode for clock output.
1 (R/W): Fine mode
0 (R/W): Normal output (default)
When SELFMx is set to 1, clock output is set in fine mode which allows adjustment of the output signal
duty ratio in units of a half cycle for the input clock.
When SELFMx is set to 0, normal clock output will be performed.
D5
seLCRbx:16-bittimerxComparisonbufferenablebit
Enables or disables writing to the comparison register buffer.
1 (R/W): Enabled
0 (R/W): Disabled (default)
When SELCRBx is set to 1, comparison data is read and written from/to the comparison register buffer.
The content of the buffer is loaded to the comparison data register when the counter is reset by the
software or the comparison B signal.
When SELCRBx is set to 0, comparison data is read and written from/to the comparison data register.