
V PeRiPheRaL MoDuLes 3 (inteRFaCe): i2s inteRFaCe (i2s)
s1C33L17 teChniCaL ManuaL
ePson
V-4-23
V
I2S
0x00301C00: i2s Ch.0 Control Register (pi2s_ContRL_Ch0)
Register name
address
Bit
name
Function
setting
init. R/W
Remarks
i2s Ch.0 Control
Register
(pi2s_
ContRL_Ch0)
0x00301C00
(32 bits)
D31–11 –
reserved
–
0 when being read.
D10
DtsiGn
I2S CH.0 signed/unsigned
data format select
1 Signed
0 Unsigned
0
R/W
D9
DatRes0
I2S CH.0 output data
resolution select
1 24 bits
0 16 bits
0
R/W
D8
i2sen0
I2S CH.0 enable
1 Enable
0 Disable
0
R/W
D7
WCLKMD0 I2S CH.0 output word clock
mode select
1 L: high
R: low
0 L: low
R: high
0
R/W
D6
BCLKPoL0 I2S CH.0 output bit clock
polarity select
1 Negative
0 Positive
0
R/W
D5
DtFoRM
I2S CH.0 output data format
select
1 LSB first
0 MSB first
0
R/W
D4
i2souten I2S CH.0 output enable
1 Enable
0 Disable
0
R/W
D3–2 DttMG0
[1:0]
I2S CH.0 output data timing
select
DTTMG0[1:0]
Timing mode
0x0 R/W
0x3
0x2
0x1
0x0
reserved
Right justified
Left justified
I2S
D1–0 ChMD[1:0] I2S CH.0 output channel mode
select
CHMD[1:0]
Channel mode 0x0 R/W
0x3
0x2
0x1
0x0
Mute
Mono left
Mono right
Stereo
note: All the data transfer conditions must be set using this register before setting I2SSTART0 (D0/
pI2S_START register) to start data output from the I2S CH.0.
D[31:11] Reserved
D10
DtsiGn: i2s Ch.0 signed/unsigned Data Format select Bit
Selects the data format in right justified mode.
1 (R/W): Signed
0 (R/W): Unsigned (default)
Setting DTSIGN to 0 (default) selects the unsigned format. The high-order bits that exceed the valid
data size are set to 0. Setting 1 selects the signed format. The high-order bits that exceed the valid data
size are set to the sign bit value (D23 or D15) of the valid data.
This setting is effective only in right justified mode. The other modes output only the unsigned data re-
gardless of how DTSIGN is set.
0
D23
D2
D1
D0
D22
I2S_WS0
I2S_SCK0
I2S_SDO0
(24-bit data, n = 26 cycles)
I2S_SDO0
(16-bit data, n = 18 cycles)
(L channel)
(R channel)
0
D15
D2
D1
D0
D14
0
D23 D22
0
D15 D14
(MSB first, right justified mode, n = number of bit clock cycles)
DTSIGN = 0 (default)
D23
D2
D1
D0
D22
I2S_WS0
I2S_SCK0
I2S_SDO0
(24-bit data, n = 26 cycles)
I2S_SDO0
(16-bit data, n = 18 cycles)
(L channel)
(R channel)
D15
D2
D1
D0
D14
D23
D22
D15
D14
DTSIGN = 1
Figure V.4.8.1 Unsigned and Signed Format