
aPPendix d Boot
s1C33L17 teChniCaL ManuaL
ePson
aP-d-1
AP
Boot
Appendix D Boot
d.1 Boot Mode
The S1C33L17 supports the five boot modes listed below.
Large-page NAND Flash boot
(Large page: 2048 + 64, 4096 + 128 bytes/page)
Small-page NAND Flash boot
(Small page: 512 + 16, 1024 + 32 bytes/page)
NOR Flash/external ROM boot
(Either 8 bits or 16 bits)
SPI-EEPROM boot
PC RS232C boot
The S1C33L17 boots up in the boot mode that can be selected with the BOOT and #CE10 pin configuration at
initial reset.
Table D.1.1 Setting Boot Mode (PFBGA-180pin or die model)
Boot1 pin
1
0
Boot mode
SPI-EEPROM
PC RS232C
NOR Flash/external ROM
Reserved
Large-page NAND Flash
(> 1024 + 32 bytes/page)
Small-page NAND Flash
(≤ 1024 + 32 bytes/page)
Boot0 pin
1
0
1
0
#Ce10
1 (Input)
0 (Input)
Output
–
1 (Input)
0 (Input)
Boot code start address
0x20010 in the internal
ROM (area 1)
0x2000C in the internal
ROM (area 1)
–
0x20004 in the internal
ROM (area 1)
MBR execution address
0x400 in A0RAM
0x0 in A0RAM
Depending on the
contents in 0xC00000
–
0x0 in A0RAM
Table D.1.2 Setting Boot Mode (TQFP24-144pin model)
Boot1 pin
1
0
Boot mode
NOR Flash/external ROM
Large-page NAND Flash
(> 1024 + 32 bytes/page)
Small-page NAND Flash
(≤ 1024 + 32 bytes/page)
#Ce10
Output
1 (Input)
0 (Input)
Boot code start address
0x2000C in the internal
ROM (area 1)
0x20004 in the internal
ROM (area 1)
MBR execution address
Depending on the
contents in 0xC00000
0x0 in A0RAM
* The TQFP24-144pin model provides the BOOT1 pin only due to the limitation of number of pins (the BOOT0 pin is
pulled down to VSS inside the IC).
Note: For details of the NAND flash boot, refer to the “Supplemental Manual, Card Interface (CARD).”
When the power is turned on or the chip is reset, the boot address is set to 0xC00000 in area 10 (TTBR initial
value) due to the C33 PE Core specification. In the S1C33L17, a 4-word Gate ROM is located at area 10 (address
0xC00000 in the internal area). It contains vectors to jump to the boot sequence (boot code start address) for the
boot mode specified by the pins above.
The boot sequence is programmed in the Specific ROM in area 1.