
aPPendix F suPPLeMentaRY desCRiPtion FoR CLoCK ContRoL
s1C33L17 teChniCaL ManuaL
ePson
aP-F-1
AP
Clock
Appendix F Supplementary Description
for Clock Control
notes on clock control
Use the Gated Clock Control Register 0 (0x301B00) and the Gated Clock Control Register 1 (0x301B04) to
control the clock supply to the peripheral modules.
The clocks must be supplied to operate the peripheral modules.
The clocks are also required for accessing the control registers in the peripheral modules, in addition to
operating the peripheral module.
Be aware that the default clock supply status (supplied or not supplied) is not the same for all peripheral
modules (see the Table below).
List of clock control functions
Module
RTC
DMA
ITC
ADC
CARD
EFSIO
SPI
SRAMC
GPIO
WDT
I2S
EGPIO/MISC
T16
LCDC
MISC
EFSIO
SRAMC
GPIO
LCDC
CPU
LCDC
SDRAMC
USB
Control bit name
RTCSAPB_CKE
DMA_CKE
ITC_CKE
ADC_CKE
CARD_CKE
EFSIOSAPB_CKE
SPI_CKE
SRAMSAPB_CKE
GPIO_CKE
WDT_CKE
I2S_CKE
EGPIO_MISC_CKE
TM0_CKE
TM1_CKE
TM2_CKE
TM3_CKE
IVRAMARB_CKE
MISC_HCKE
EFSIOBR_HCKE
SRAMC_HCKE
GPIONSTP_HCKE
LCDCAHB_HCKE
CPUAHB_HCKE
LCDC_CKE
LCDCSAPB_CKE
LCDCAHBIF_CKE
DSTRAM_CKE
SDSAPB_CKE
SDAPLCDC_CKE
SDAPCPU_CKE
SDAPCPU_HCKE
USB_CKE
USBSAPB_CKE
Function
RTC SAPB bus interface clock (MCLK) supply control
DMA controller clock (MCLK) supply control
ITC clock (MCLK) supply control
A/D converter clock (MCLK) supply control
Card interface clock (MCLK) supply control
EFSIO SAPB bus interface clock (MCLK) supply control
SPI clock (MCLK) supply control
SRAMC SAPB bus interface clock (MCLK) supply control
GPIO clock (MCLK) supply control
Watchdog timer clock (MCLK) supply control
I2S interface clock (MCLK) supply control
EGPIO and Misc register (0x300C41–0x300C4D) clock (MCLK) supply control
16-bit timer 0 clock (MCLK) supply control
16-bit timer 1 clock (MCLK) supply control
16-bit timer 2 clock (MCLK) supply control
16-bit timer 3 clock (MCLK) supply control
IVRAM arbiter clock (MCLK) supply control
Misc register (0x300010–0x300020) clock (MCLK) supply control in HALT mode
EFSIO baud-rate timer clock (MCLK) supply control in HALT mode
SRAMC clock (MCLK) supply control in HALT mode
GPIO input/interrupt circuit clock (MCLK) supply control in HALT mode
LCDC_AHB bus clock (MCLK) supply control in HALT mode
CPU_AHB bus clock (MCLK) supply control in HALT mode
LCDC module clock (LCDC_CLK) supply control *1
LCDC SAPB bus interface clock (MCLK) supply control *1
LCDC_AHB bus interface clock (MCLK) supply control *1
Area 3 DST RAM clock (MCLK) supply control
SDRAMC SAPB bus interface clock (MCLK) supply control
SDRAMC LCDC_AHB bus interface clock (MCLK) supply control
SDRAMC CPU_AHB bus interface clock (MCLK) supply control
SDRAMC CPU_AHB bus interface clock (MCLK) supply control in HALT mode
USB module clock (OSC3 = 48MHz) supply control
USB SAPB bus interface clock (MCLK) supply control
address : bit
0x301B04 : D0
0x301B04 : D1
0x301B04 : D2
0x301B04 : D3
0x301B04 : D4
0x301B04 : D5
0x301B04 : D6
0x301B04 : D7
0x301B04 : D8
0x301B04 : D9
0x301B04 : D11
0x301B04 : D12
0x301B04 : D13
0x301B04 : D14
0x301B04 : D15
0x301B04 : D16
0x301B04 : D19
0x301B04 : D24
0x301B04 : D25
0x301B04 : D26
0x301B04 : D27
0x301B04 : D28
0x301B04 : D29
0x301B00 : D0
0x301B00 : D1
0x301B00 : D2
0x301B00 : D3
0x301B00 : D4
0x301B00 : D5
0x301B00 : D6
0x301B00 : D7
0x301B00 : D8
0x301B00 : D9
*1: These bits must be set to 1 when switching IVRAM to/from A0RAM (see next page).