
aPPendix a i/o MaP
aP-a-70
ePson
s1C33L17 teChniCaL ManuaL
0x301700–0x30171C
sPi
name
address
Register name
Bit
Function
setting
init. R/W
Remarks
0x0 to 0xFFFFFFFF
sPiRxd31
|
sPiRxd0
D31
|
D0
SPI receive data
SPIRXD31 = MSB
SPIRXD0 = LSB
0x0
R
00301700
(W)
sPi receive
data register
(pSPI_RXD)
0x0 to 0xFFFFFFFF
sPitxd31
|
sPitxd0
D31
|
D0
SPI transmit data
SPITXD31 = MSB
SPITXD0 = LSB
0x0 R/W
00301704
(W)
sPi transmit
data register
(pSPI_TXD)
–
BPt4
BPt3
BPt2
BPt1
BPt0
CPha
CPoL
MWen
MCBR2
MCBR1
MCBR0
txde
Rxde
Mode
ena
D31–15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
reserved
Number of data bits per transfer
SPI_CLK phase selection
SPI_CLK polarity selection
reserved
Master clock bit rate (in master
mode only)
Transmit DMA enable
Receive DMA enable
SPI mode selection
SPI enable
–
0
–
R/W
–
R/W
0 when being read.
00301708
(W)
sPi control
register 1
(pSPI_CTL1)
–
Number of data bits per transfer
= BPT + 1
Fix at 0.
Master clock divided value =
2
× 2MCBR
1 Phase 1
0
Phase 0
1 Enabled
Disabled
0
1 Master
Slave
0
1 Enabled
Disabled
0
1 Enabled
Disabled
1 Active low
0 Active high
–
ssa
ss
ssP
ssC
–
RdYP
RdYs
RdYe
D31–12
D11
D10
D9
D8
D7–3
D2
D1
D0
reserved
Slave select control
reserved
–
0
–
0
–
R/W
–
0 when being read.
Master mode
Slave mode
0 when being read.
0030170C
(W)
sPi control
register 2
(pSPI_CTL2)
–
Fix at 0.
–
1
0
SPI select
SPI deselect
Number of wait cycles
= SPIW[31:0] + 1
(1 to 65536)
sPiW31
|
sPiW0
D31
|
D0
Wait cycle control
SPIW31 = MSB
SPIW0 = LSB
0x0 R/W
00301710
(W)
sPi wait
register
(pSPI_WAIT)
–
–
BsYF
MFeF
tdeF
RdoF
RdFF
–
D31–7
D6
D5
D4
D3
D2
D1–0
reserved
Transfer busy flag
reserved
Transmit data empty flag
Receive data overflow flag
Receive data full flag
reserved
–
0
–
1
0
–
R
–
R
–
0 when being read.
Master mode
0 when being read.
00301714
(W)
1 Busy
0 Idle
1 Occurred
0 Not occurred
1 Empty
0 Not empty
1 Full
0 Not full
sPi status
register
(pSPI_STAT)
–
Fix at 0.
–
MFie
teie
Roie
RFie
MiRQ
iRQe
D31–6
D5
D4
D3
D2
D1
D0
reserved
Transmit data empty int. enable
Receive overflow interrupt enable
Receive data full interrupt enable
Manual IRQ set/clear
Interrupt request enable
–
0
–
R/W
0 when being read.
00301718
(W)
1 Enabled
0 Disabled
1 Enabled
0 Disabled
1 Enabled
0 Disabled
1 Set
0 Clear
1 Enabled
0 Disabled
sPi interrupt
control register
(pSPI_INT)
–
0x0 to 0x1F
–
–
RxMasK4
RxMasK3
RxMasK2
RxMasK1
RxMasK0
–
RxMe
–
D31–15
D14
D13
D12
D11
D10
D9–2
D1
D0
reserved
Bit mask for reading received
data
reserved
Receive data mask enable
reserved
–
0
–
0
–
R/W
–
R/W
–
0 when being read.
Do not write 1.
0030171C
(W)
1 Enabled
0 Disabled
sPi receive
data mask
register
(pSPI_RXMK)