
V PeRiPheRaL MoDuLes 3 (inteRFaCe): seRiaL PeRiPheRaL inteRFaCe (sPi)
V-3-20
ePson
s1C33L17 teChniCaL ManuaL
0x301714: sPi status Register (psPi_stat)
name
address
Register name
Bit
Function
setting
init. R/W
Remarks
–
–
BsYF
MFeF
tDeF
RDoF
RDFF
–
D31–7
D6
D5
D4
D3
D2
D1–0
reserved
Transfer busy flag
reserved
Transmit data empty flag
Receive data overflow flag
Receive data full flag
reserved
–
0
–
1
0
–
R
–
R
–
0 when being read.
Master mode
0 when being read.
00301714
(W)
1 Busy
0 Idle
1 Occurred
0 Not occurred
1 Empty
0 Not empty
1 Full
0 Not full
sPi status
register
(pSPI_STAT)
D[31:7]
Reserved
D6
BsYF: transfer Busy Flag
Indicates the SPI transmit/receive operation status in master mode.
1 (R):
Busy
0 (R):
Idle (default)
BSYF is set to 1 when the SPI starts data transmission/reception in master mode and stays 1 while data
transmission/reception is in progress including the wait cycles inserted. BSYF is cleared to 0 upon
completion of transmit/receive operation.
BSYF is ineffective in slave mode (always 0).
D5
Reserved
D4
tDeF: transfer Data empty Flag
Indicates the SPI Transmit Data Register (0x301704) status.
1 (R):
Empty (default)
0 (R):
Not empty
TDEF is cleared to 0 when transmit data is written to the SPI Transmit Data Register (0x301704) and is
set to 1 when the written data is transferred to the shift register (transmit operation started).
Transmit data can be written to the SPI Transmit Data Register (0x301704) when this bit = 1.
D3
RDoF: Receive Data overflow Flag
Indicates receive data overflow status.
1 (R):
Overflow occurred
0 (R):
Overflow not occurred (default)
RDOF is set to 1 to indicate that the SPI Receive Data Register (0x301700) is overwritten when a data
reception has completed before the previously received data in the register is read out. This bit is reset
to 0 when the data is read out.
D2
RDFF: Receive Data Full Flag
Indicates the SPI Receive Data Register (0x301700) status.
1 (R):
Data full
0 (R):
Not full (default)
RDFF is set to 1 when the data received in the shift register is loaded to the SPI Receive Data Register
(0x301700) (receive operation completed), indicating that the received data can be read out. This bit is
reset to 0 when the data is read out.
D[1:0]
Reserved