
V PeRiPheRaL MoDuLes 3 (inteRFaCe): i2s inteRFaCe (i2s)
s1C33L17 teChniCaL ManuaL
ePson
V-4-21
V
I2S
itC registers for i2s interrupts
Table V.4.7.3 shows the control registers of the ITC provided for each I2S interrupt.
Table V.4.7.3 ITC Registers
Cause of interrupt
interrupt flag
interrupt enable bit
interrupt level setup bits
I2S FIFO empty
FI2SO (D2/ pINT_FI2S)
EI2SO (D2/ pINT_EI2S)
PI2SO [2:0] (D[2:0]/ pINT_PI2S)
I2S FIFO full
FI2SI (D6/ pINT_FI2S)
EI2SI (D6/ pINT_EI2S)
PI2SI [2:0] (D[6:4]/ pINT_PI2S)
pINT_FI2S register (0x3002AA)
pINT_EI2S register (0x3002A7)
pINT_PI2S register (0x3002A4)
When the I2S module outputs an interrupt signal, the corresponding interrupt flag is set to 1.
If the interrupt enable bit corresponding to that interrupt flag has been set to 1, the ITC sends an interrupt re-
quest to the S1C33PE Core. To disable the I2S interrupt, set the interrupt enable bit to 0.
The interrupt flag is always set to 1 by the interrupt signal, regardless of how the interrupt enable bit is set (even
when set to 0).
The interrupt level setup bits set the interrupt level (0 to 7) of the I2S interrupt. If the same interrupt level is set,
the I2S FIFO empty interrupt has higher priority than the I2S FIFO full interrupt.
An interrupt request to the S1C33PE Core is accepted only when all the conditions described below are met.
The interrupt enable bit is set to 1.
The IE (Interrupt Enable) bit of the PSR (Processor Status Register) in the S1C33PE Core is set to 1.
The I2S interrupt has a higher interrupt level than the value that is set in the IL field of the PSR.
No other cause of interrupt having higher priority, such as NMI, has occurred.
For details on these interrupt control registers, as well as the device operation when an interrupt has occurred,
see Section III.2, “Interrupt Controller (ITC).”
interrupt vectors
The following shows the vector numbers and vector addresses for the I2S interrupts:
Table V.4.7.4 I2S Interrupt Vectors
Cause of interrupt
Vector number
Vector address
I2S FIFO empty
94 (0x5e)
TTBR + 0x178
I2S FIFO full
98 (0x62)
TTBR + 0x188