
iXPeRiPheRaLMoDuLes7(usB):usBFunCtionContRoLLeR(usB)
s1C33L17teChniCaLManuaL
ePson
iX-1-63
IX
USB
0x300926:ePrFiFo_Clr(ePrFiFoClear)
name
address
Registername
Bit
setting
init. R/W
Remarks
–
ePdFiFo_Clr
ePcFiFo_Clr
ePbFiFo_Clr
ePaFiFo_Clr
D7–4
D3
D2
D1
D0
–
0
–
W
0 when being read.
00300926
(B)
–
1 ClearEPcFIFO
0 Donothing
1 ClearEPbFIFO
0 Donothing
1 ClearEPaFIFO
0 Donothing
ePrFiFo_Clr
(ePrFiFo
clear)
1 ClearEPdFIFO
0 Donothing
This register clears the FIFO of the endpoints.
D[7:4]
Reserved
D3
ePdFiFo_Clr
Clear the FIFO of the endpoint EPd. This bit is automatically set 0 (to be cleared) after completing the
FIFO clear operation.
Do not set this bit to 1 when the endpoint EPd is connected to the general port (the JoinEPdDMA bit
of the DMA_Join register is set to 1) and the start operation of the general port is being done (when the
DMA_Running bit of the DMA_Control register is 1). Otherwise, a malfunction may occur.
D2
ePcFiFo_Clr
Clear the FIFO of the endpoint EPc. This bit is automatically set 0 (to be cleared) after completing the
FIFO clear operation.
Do not set this bit to 1 when the endpoint EPc is connected to the general port (the JoinEPcDMA bit of
the DMA_Join register is set to 1) and the start operation of the general port is being done (when the
DMA_Running bit of the DMA_Control register is 1). Otherwise, a malfunction may occur.
D1
ePbFiFo_Clr
Clear the FIFO of the endpoint EPb. This bit is automatically set 0 (to be cleared) after completing the
FIFO clear operation.
Do not set this bit to 1 when the endpoint EPb is connected to the general port (the JoinEPbDMA bit
of the DMA_Join register is set to 1) and the start operation of the general port is being done (when the
DMA_Running bit of the DMA_Control register is 1). Otherwise, a malfunction may occur.
D0
ePaFiFo_Clr
Clear the FIFO of the endpoint EPa. This bit is automatically set 0 (to be cleared) after completing the
FIFO clear operation.
Do not set this bit to 1 when the endpoint EPa is connected to the general port (the JoinEPaDMA bit of
the DMA_Join register is set to 1) and the start operation of the general port is being done (when the
DMA_Running bit of the DMA_Control register is 1). Otherwise, a malfunction may occur.