
iiBusModuLes:high-sPeeddMa(hsdMa)
s1C33L17teChniCaLManuaL
ePson
ii-1-5
II
HSDMA
ii.1.2i/oPinsofhsdMa
Table II.1.2.1 lists the I/O pins used for HSDMA.
TableII.1.2.1I/OPinsofHSDMA
Pinname
#DMAREQ0
#DMAREQ1
#DMAREQ2
#DMAREQ3
#DMAACK0
#DMAACK1
#DMAACK2
#DMAACK3
#DMAEND0
#DMAEND1
#DMAEND2
#DMAEND3
i/o
I
O
Function
DMAtransferrequestinputpinforHSDMACh.0
DMAtransferrequestinputpinforHSDMACh.1
DMAtransferrequestinputpinforHSDMACh.2
DMAtransferrequestinputpinforHSDMACh.3
DMAacknowledgesignaloutputpinforHSDMACh.0
DMAacknowledgesignaloutputpinforHSDMACh.1
DMAacknowledgesignaloutputpinforHSDMACh.2
DMAacknowledgesignaloutputpinforHSDMACh.3
End-of-transfersignaloutputpinforHSDMACh.0
End-of-transfersignaloutputpinforHSDMACh.1
End-of-transfersignaloutputpinforHSDMACh.2
End-of-transfersignaloutputpinforHSDMACh.3
#dMaReQx(dMarequestinputpin)
This pin is used to input a DMA request signal from an external peripheral circuit. One data transfer opera-
tion is performed by this trigger (either the rising edge or the falling edge of the signal can be selected). The
#DMAREQ0 to #DMAREQ3 pins correspond to channel 0 to channel 3, respectively.
In addition to this external input, software trigger or a cause of interrupt can be selected for the HSDMA trigger
source using the register in the interrupt controller.
#dMaaCKx(dMaacknowledgesignaloutputpin)
This signal is output to indicate that a DMA request has been acknowledged by the DMA controller.
In single-address mode, the I/O device that is the source or destination of transfer outputs data to the external
bus or takes in data from the external data synchronously with this signal.
The #DMAACK0 to #DMAACK3 pins correspond to channel 0 to channel 3, respectively.
This signal is also output in dual-address mode.
See Figures II.1.1.2, II.1.1.3 and II.1.1.5 for the waveform of the #DMAACKx signal.
#dMaendx(end-of-transfersignaloutputpin)
This signal is output to indicate that the number of data transfer operations that is set in the control register have
been completed. The #DMAEND0 to #DMAEND3 pins correspond to channel 0 to channel 3, respectively.
note: The control pins above are shared with general-purpose input/output ports or other peripheral
circuitinput/outputpins,sothatfunctionalityintheinitialstateissettootherthantheHSDMA.Be-
foretheHSDMAsignalsassignedtothesepinscanbeused,thefunctionsofthesepinsmustbe
switchedfortheHSDMAbysettingeachcorrespondingPortFunctionSelectRegister.
Fordetailsofpinfunctionsandhowtoswitchover,seeSectionI.3.3,“SwitchingOvertheMulti-
plexedPinFunctions.”