
V PeRiPheRaL MoDuLes 3 (inteRFaCe): GeneRaL-PuRPose seRiaL inteRFaCe (eFsio)
V-1-46
ePson
s1C33L17 teChniCaL ManuaL
D4
PMDx: serial i/F Ch.x Parity Mode select Bit
Selects an odd or even parity for asynchronous transfer. (Default: indeterminate)
1 (R/W): Odd parity
0 (R/W): Even parity
Odd parity is selected by writing 1 to PMDx, and even parity is selected by writing 0. Parity check and
the addition of a parity bit are only effective in asynchronous transfers in which EPRx is set to 1. If
EPRx = 0, settings of PMDx do not have any effect. ISO7816 mode supports even parity only.
D3
stPBx: serial i/F Ch.x stop-Bit Length select Bit
Selects a stop-bit length for asynchronous transfer. (Default: indeterminate)
1 (R/W): 2 bits
0 (R/W): 1 bit
STPBx is only valid in asynchronous mode. Two stop bits are selected by writing 1 to STPBx, and one
stop bit is selected by writing 0. The start bit is fixed at 1 bit.
Settings of STPBx are ignored in clock-synchronized mode.
In ISO7816 mode, the stop-bit length is fixed at 2 bits for T = 0 protocol or 1 bit for T = 1 protocol.
D2
ssCKx: serial i/F Ch.x input Clock select Bit
Selects the clock source for asynchronous transfer. (Default: indeterminate)
1 (R/W): #SCLKx (external clock)
0 (R/W): Internal clock
During operation in asynchronous mode, this bit is used to select the clock source between an internal
clock (output from the baud-rate timer) and an external clock (input from the #SCLKx pin). An external
clock is selected by writing 1 to this bit, and an internal clock is selected by writing 0.
D[1:0]
sMDx[1:0]: serial i/F Ch.x transfer Mode select Bits
Sets the transfer mode of the serial interface as shown in Table V.1.8.3 below.
Table V.1.8.3 Setting of Transfer Mode
sMDx1
1
0
sMDx0
1
0
1
0
transfer mode
8-bit asynchronous mode
7-bit asynchronous mode
Clock-synchronized slave mode
Clock-synchronized master mode
(Default: indeterminate)
SMDx[1:0] can be read as well as written.
When using the IrDA interface, always be sure to set asynchronous mode for the transfer mode.