
iXPeRiPheRaLMoDuLes7(usB):usBFunCtionContRoLLeR(usB)
s1C33L17teChniCaLManuaL
ePson
iX-1-93
IX
USB
0x300981:CPu_JoinWr(CPuJoinFiFoWrite)
name
address
Registername
Bit
setting
init. R/W
Remarks
–
JoinePdWr
JoinePcWr
JoinePbWr
JoinePaWr
D7–4
D3
D2
D1
D0
–
0
–
R/W
0 when being read.
00300981
(B)
–
1 JoinEPcFIFOwrite
0 Donothing
1 JoinEPbFIFOwrite
0 Donothing
1 JoinEPaFIFOwrite
0 Donothing
CPu_JoinWr
(CPujoinFiFo
write)
1 JoinEPdFIFOwrite
0 Donothing
This register can be set up to write the FIFO data of the endpoint through the CPU Interface. When the
EPnFIFOforCPU register is written after the setup of this register is completed, the FIFO data of the relevant
endpoint can be written. The space capacity of the FIFO can be referred by the EPnWrRemain_H, L register.
This register can set only one bit to 1 at the same time. When 1 is written into multiple bits at the same time,
writing in higher order bit is regarded as valid. When all bits are set to 0, EP0 will be joined.
The writing data from CPU I/F through the endpoint used by USB I/F or DMA I/F is not allowed.
If CPU I/F needs to write to the OUT direction endpoint, use the ForceNAK bit to avoid writing data from USB I/F.
If CPU I/F needs to write to the IN direction endpoint, check the DMA_Running bit of the DMA_Control register
to avoid writing data from DMA I/F at the same time.
This register is valid when EnEPnFIFO_Access.EnEPnFIFO_Wr bit is set.
D[7:4]
Reserved
D3
JoinePdWr
If this bit is set to 1, the FIFO data of the endpoint EPd can be written into the EPnFIFOforCPU register.
In addition, reference to the space capacity in the FIFO of the endpoint EPd by the EPnWrRemain_H,
L register is enabled.
D2
JoinePcWr
If this bit is set to 1, the FIFO data of the endpoint EPc can be written into the EPnFIFOforCPU register.
In addition, reference to the space capacity in the FIFO of the endpoint EPc by the EPnWrRemain_H, L
register is enabled.
D1
JoinePbWr
If this bit is set to 1, the FIFO data of the endpoint EPb can be written into the EPnFIFOforCPU register.
In addition, reference to the space capacity in the FIFO of the endpoint EPb by the EPnWrRemain_H,
L register is enabled.
D0
JoinePaWr
If this bit is set to 1, the FIFO data of the endpoint EPa can be written into the EPnFIFOforCPU register.
In addition, reference to the space capacity in the FIFO of the endpoint EPa by the EPnWrRemain_H, L
register is enabled.