
ViiiPeRiPheRaLMoDuLes6(LCD):LCDContRoLLeR(LCDC)
Viii-1-14
ePson
s1C33L17teChniCaLManuaL
VDP:Verticaldisplayperiod
Use VDPCNT[9:0] (D[9:0]/0x301A14) to set the vertical display period (= vertical panel resolution).
VDP=VDPCNT[9:0]+1[lines]
*VDPCnt[9:0]:VerticalDisplayPeriod(VDP)SetupBitsintheVerticalDisplayRegister(D[9:0]/0x301A14)
VDPCNT[9:0] (D[9:0]/0x301A14) must be programmed such that the following condition is met:
VT
≥ VDP + 1
VDPs:Verticaldisplayperiodstartposition
Use VDPSCNT[9:0] (D[9:0]/0x301A24) to set the vertical display period start position for the HR-TFT panel.
VDPS=VDPSCNT[9:0][lines]
*VDPsCnt[9:0]:VerticalDisplayPeriodStartPositionSetupBitsintheVerticalDisplayStartPositionRegister
(D[6:0]/0x301A24)
VDPSCNT[9:0] (D[9:0]/0x301A24) must be programmed such that the following condition is met:
VT > VDP + VDPS
VPs:Verticalsyncpulsestartposition
Use FPFST[9:0] (D[25:16]/0x301A2C) to set the vertical sync pulse (FPFRAME or SPS) start position for the
HR-TFT panel.
VPS=FPFST[9:0][lines]=FPFST[9:0]
×HT[Ts]
*FPFst[9:0]:FPFRAMEPulseStartPositionSetupBitsintheFPFRAMEPulseSetupRegister
(D[25:16]/0x301A2C)
VPW:Verticalsyncpulsewidth
Use FPFWD[2:0] (D[2:0]/0x301A2C) to set the vertical sync pulse width for the HR-TFT panel.
VPW=FPFWD[2:0]+1[lines]=(FPFWD[2:0]+1)
×HT[Ts]
*FPFWD[2:0]:FPFRAMEPulseWidthSetupBitsintheFPFRAMEPulseSetupRegister(D[2:0]/0x301A2C)
Verticalsyncpulsepolarity
Use FPFPOL (D7/0x301A2C) to set the vertical sync pulse polarity for the HR-TFT panel.
FPFPOL=1:ActiveHigh
FPFPOL=0:Activelow(default)
*FPFPoL:FPFRAMEPulsePolaritySetupBitintheFPFRAMEPulseSetupRegister(D7/0x301A2C)
Verticalsyncpulseoffset
The vertical sync pulse position and width that are basically set in line units can be adjusted in pixel clock units.
FPLINE/LP
FPFRME/SPS
(withoutoffset)
FPFRME/SPS
(withoffset)
VPS
VPW
VPS'
(FPLINE/FPFRAMEpulsepolarity:Activelow)
VPW'
FPFRAMEpulse
startoffset
FPFRAMEpulse
stopoffset
FigureVIII.1.5.3.3VerticalSyncPulseOffset
Use FPFSTO[9:0] (D[9:0]/0x301A30) and FPFSTPO[9:0] (D[25:16]/0x301A30) to adjust the vertical sync
pulse start and stop positions.
VPS’=FPFST[9:0]
×HT+FPFSTO[9:0][Ts]
VPW’=(FPFWD[2:0]+1)
×HT-FPFSTO[9:0]+FPFSTPO[9:0][Ts]
*FPFsto[9:0]:FPFRAMEPulseStartOffsetBitsintheFPFRAMEPulseOffsetRegister(D[9:0]/0x301A30)
*FPFstPo[9:0]:FPFRAMEPulseStopOffsetBitsintheFPFRAMEPulseOffsetRegister(D[25:16]/0x301A30)