
V PeRiPheRaL MoDuLes 3 (inteRFaCe): GeneRaL-PuRPose seRiaL inteRFaCe (eFsio)
V-1-52
ePson
s1C33L17 teChniCaL ManuaL
0x300B1a: serial i/F Ch.1 iso7816 Mode Control Register (peFsiF1_7816CtL)
name
address
Register name
Bit
Function
setting
init. R/W
Remarks
RPnuM12
RPnuM11
RPnuM10
CLKoen1
CLKoL1
MsBseL1
7816MD11
7816MD10
D7
D6
D5
D4
D3
D2
D1
D0
Serial I/F Ch.1
number of transmit repetition
Ch.1 clock output enable
Ch.1 clock output forced low
Ch.1 MSB first selection
Serial I/F Ch.1
ISO7816 mode selection
0
R/W
00300B1a
(B)
serial i/F Ch.1
iso7816 mode
control register
(pEFSIF1_7816CTL)
7816MD1[1:0]
Mode
reserved
ISO7816, T = 1
ISO7816, T = 0
Normal I/F
0x0 to 0x7
11
10
01
00
1 Normal
0 Forced low
1 Enabled
0 Disabled
1 MSB first
0 LSB first
D[7:5]
RPnuM1[2:0]: serial i/F Ch.1 number of transmit Repetition setup Bits
Sets the retransmit count when a transmit error occurs. (Default: 0)
The T = 0 protocol allows retransmission of data when an error occurs in data transmission (when
the receiver returns NACK). Retransmission can be repeated if the error occurs successively, and RP-
NUM1[2:0] is used to set the retransmit count. A maximum of seven retransmissions may be specified.
When RPNUM1[2:0] is set to 0, this interface does not retransmit data even if a transmit error occurs.
When a transmit error occurs in T = 1 protocol mode, this interface does not retransmit data regardless
of how RPNUM1[2:0] is set.
D4
CLKoen1: serial i/F Ch.1 Clock output enable Bit
Enables clock output in ISO7816 mode.
1 (W):
Enable
0 (W):
Disable
1 (R):
Clock is being output.
0 (R):
Clock is stopped (default)
By setting CLKONE1 to 1 after CLKOL1 (D3) is set to 1, the clock is output from the #SCLK1 pin.
When reading, CLKOEN1 indicates whether the clock is being output or stopped. To disables the
clock output, wait until CLKOEN1 is actually cleared to 0 after writing 0 to CLKOEN1, and then set
CLKOL1 (D3) to 0.
CLKOEN1 and CLKOL1 (D3) must be set to 0 to output the specified number of clocks using
CLKNEN1 (D7/0x300B1F) and CLKN1[6:0] (D[6:0]/0x300B1F).
D3
CLKoL1: serial i/F Ch.1 Clock output Forced Low Bit
Sets the clock output signal forcibly to low in ISO7816 mode.
1 (R/W): Normal output
0 (R/W): Forced low (default)
When CLKOL1 is set to 0, the #SCLK1 pin output is fixed at a low level. To output the clock normally,
set CLKOL1 to 1 then CLKOEN1 (D4) to 1. To disable the clock output, wait until CLKOEN1 (D4) is
actually cleared to 0 after writing 0 to CLKOEN1 (D4), and then set CLKOL1 to 0.
CLKOL1 and CLKOEN1 (D4) must be set to 0 to output the specified number of clocks using
CLKNEN1 (D7/0x300B1F) and CLKN1[6:0] (D[6:0]/0x300B1F).