
aPPendix e suMMaRY oF PReCautions
s1C33L17 teChniCaL ManuaL
ePson
aP-e-9
AP
Notes
When the 16-bit timer 0 compare match B signal is used as a trigger factor, the division ratio of the prescaler
in the 16-bit timer module must not be set to MCLK/1.
When using an external trigger to start A/D conversion, the low period of the trigger signal to be applied to
the #ADTRG pin must be two or more CPU operating clock cycles. Furthermore, return the #ADTRG input
level to high within 20 cycles of the A/D input clock set. Otherwise, it will be detected as the trigger for the
next A/D conversion.
Software controllable pull-up resistors are provided for the input ports. Disable the pull-up resistors of the
ports used for analog inputs.
When in break mode during ICD-based debugging, the operating clock for the A/D converter is turned off
due to the internal chip design. Therefore, the A/D converter stops operating and registers cannot be accessed
for write (but can be accessed for read).
LCd Controller (LCdC)
The LCDC clock supply cannot be stopped while the LCD displays a screen. Before the LCDC clock supply
can be stopped, the LCDC must enter power save mode.
When using an STN panel, the registers for setting the HR-TFT timing parameters must be set to 0x0.
Display addresses and positions are specified with a word boundary address or in word units, therefore the
Main Window Line Address Offset Register (D[9:0]/0x301A74) must be set to a multiple of (32 bits
÷ bpp).
Depending on the LCD horizontal resolution and the bpp mode selected, it may be necessary to reserve
a larger image area than the LCD panel resolution and set the appropriate line address offset even if the
application does not need a lager image than the LCD panel to be displayed.
For example, if the LCD width and image width are 240 pixels in 1-bpp mode,
Line address offset = 240
× 1 / 32 = 7.5 [words]
In this case, MWLADR[9:0] (D[9:0]/0x301A74) must be set to 8. Furthermore, the image must be prepared
in 256 (8
× 32) pixels wide.
* MWLadR[9:0]: Main Window Line Address Offset Bits in the Main Window Line Address Offset Register
(D[9:0]/0x301A74)