
Vii PeRiPheRaL MoDuLes 5 (anaLoG): a/D ConVeRteR (aDC)
s1C33L17 teChniCaL ManuaL
ePson
Vii-1-1
VII
ADC
VII.1 A/D Converter (ADC)
Vii.1.1 Features and structure of a/D Converter
The S1C33L17 contains an A/D converter with the following features:
Conversion method:
Successive comparison
Resolution:
10 bits
Input channels:
5 channels
A/D converter input clock: Maximum of 2 MHz, minimum of 16 kHz
Conversion time:
Minimum of 10 s (when a 2-MHz input clock is selected)
Maximum of 1250 s (when a 16-kHz input clock is selected)
Conversion range:
Between VSS and AVDD
Two conversion modes can be selected:
Normal mode:
Conversion is completed in one operation.
Continuous mode: Conversion is continuous and terminated through software control.
Continuous conversion of multiple channels can be performed in each mode.
Three types of A/D-conversion start triggers can be selected:
Triggered by the external pin (#ADTRG)
Triggered by the compare match B of the 16-bit timer 0
Triggered by the software
A/D conversion results can be read out from the 10-bit data register or the conversion result buffer* for each
channel.
An interrupt is generated upon completion of A/D conversion or when the conversion result is out of the specified
range (upper and lower-limit values can be specified)*.
These functions can be used in the advanced mode. The A/D converter of the S1C33L17 has two operating
modes, standard mode of which functions are compatible with the C33 STD analog block for the existing models
and an advanced mode allowing use of the extended functions.
Figure VII.1.1.1 shows the structure of the A/D converter.
Internaldatabus
AVDD
Analog
input
decoder
Controlcircuit
AIN0
AIN1
AIN2
AIN3
AIN4
#ADTRG
16-bittimer0
CMU
Prescaler
Interruptrequest
A/Dconversionclock
Canbeusedinadvancedmode
Conversion
completed
Outof
range
Analog
block
Successive
approximation
block
Data
register
Interrupt
controlcircuit
Control
registers
Ch0–Ch4
conversion
resultbuffers
Upper-limit/
lower-limitvalue
registers
Comparator
FigureVII.1.1.1StructureofA/DConverter