
ViiiPeRiPheRaLMoDuLes6(LCD):LCDContRoLLeR(LCDC)
s1C33L17teChniCaLManuaL
ePson
Viii-1-15
VIII
LCDC
FPshiFt(CLK)signal
The FPSHIFT (CLK) signal polarity for HR-TFT panels can be selected using FPSPOL (D1/0x301A40).
*FPsPoL:FPSHIFTPolaritySelectBitintheHR-TFTSpecialOutputRegister(D1/0x301A40)
When HR-TFT panel is selected (TFTSEL (D31/0x301A60) = 1), the FPSHIFT (CLK) clock does not stop
even in the horizontal non-display period by the default setting. To stop the FPSHIFT clock during the horizon-
tal non-display period, set FPSMASK (D29/0x301A60) to 1.
*FPsMasK:FPSHIFTMaskEnableBitintheLCDCDisplayModeRegister(D29/0x301A60)
FPSPOL=0
FPSMASK=0
FPSPOL=1
FPSMASK=0
FPSPOL=0
FPSMASK=1
FPSPOL=1
FPSMASK=1
FPDAT[15:0]
TFT_CTL3(SPL)
FPSHIFT(CLK)
D1
D2
D3
D319 D320
FigureVIII.1.5.3.4FPSHIFT(CLK)Variations
tFt_CtL1(CLs)pulsestart/stopoffset
The TFT_CTL1 (CLS) pulse position and width can be specified in pixel clock cycles. Use CTL1ST[9:0]
(D[9:0]/0x301A44) to set the pulse start position and CTL1STP[9:0] (D[25:16]/0x301A44) to set the pulse stop
position. These values should be specified an offset from the FPLINE pulse start position.
*CtL1st[9:0]:TFT_CTL1PulseStartOffsetSetupBitsintheTFT_CTL1PulseRegister(D[9:0]/0x301A44)
*CtL1stP[9:0]:TFT_CTL1PulseStopOffsetSetupBitsintheTFT_CTL1PulseRegister(D[25:16]/0x301A44)
By setting this register, the TFT_CTL1 pulse width is set to CTL1STP[9:0] - CTL1ST[9:0] + 1 [Ts].
To program the TFT_CTL1 pulse, CTL1CTL (D3/0x301A40) and PRESET (D2/0x301A40) must be set to 1.
*CtL1CtL:TFT_CTL1ControlBitintheHR-TFTSpecialOutputRegister(D3/0x301A40)
*PReset:TFT_CTL0–2PresetEnableBitintheHR-TFTSpecialOutputRegister(D2/0x301A40)
When CTL1CTL (D3/0x301A40) is set to 0 (default), the TFT_CTL1 pulse is toggled at the FPLINE pulse
start edge.
The TFT_CTL1 and TFT_CTL0 signals can be swapped using CTLSWAP (D0/0x301A40).
TFT_CTL1 pin: CLS output (CTLSWAP = 0), PS output (CTLSWAP = 1)
TFT_CTL0 pin: PS output (CTLSWAP = 0), CLS output (CTLSWAP = 1)
*CtLsWaP:TFT_CTL0/TFT_CTL1SwapBitintheHR-TFTSpecialOutputRegister(D0/0x301A40)
tFt_CtL0(Ps)pulsestart/stopoffset
The TFT_CTL0 (PS) pulse position and width can be specified in pixel clock cycles. Use CTL0ST[9:0]
(D[9:0]/0x301A48) to set the pulse start position and CTL0STP[9:0] (D[25:16]/0x301A48) to set the pulse stop
position. These values should be specified an offset from the FPLINE pulse start position.
*CtL0st[9:0]:TFT_CTL0PulseStartOffsetSetupBitsintheTFT_CTL0PulseRegister(D[9:0]/0x301A48)
*CtL0stP[9:0]:TFT_CTL0PulseStopOffsetSetupBitsintheTFT_CTL0PulseRegister(D[25:16]/0x301A48)
By setting this register, the TFT_CTL0 pulse width is set to CTL0STP[9:0] - CTL0ST[9:0] + 1 [Ts].
To program the TFT_CTL0 pulse, PRESET (D2/0x301A40) must be set to 1.
The TFT_CTL1 and TFT_CTL0 signals can be swapped using CTLSWAP (D0/0x301A40).