
iiiPeriPheraLModuLes1(systeM):CLoCkManageMentunit(CMu)
s1C33L17teChniCaLManuaL
ePson
iii-1-37
III
CMU
0x301B04:gatedClockControlregister1(pCMu_gatedCLk1)
name
address
registername
Bit
Function
setting
init. r/W
remarks
–
CPUAHB_HCKE
LCDCAHB_HCKE
GPIONSTP_HCKE
SRAMC_HCKE
EFSIOBR_HCKE
MISC_HCKE
–
IVRAMARB_CKE
–
TM3_CKE
TM2_CKE
TM1_CKE
TM0_CKE
EGPIO_MISC_CKE
I2S_CKE
–
WDT_CKE
GPIO_CKE
SRAMSAPB_CKE
SPI_CKE
EFSIOSAPB_CKE
CARD_CKE
ADC_CKE
ITC_CKE
DMA_CKE
RTCSAPB_CKE
D31–30
D29
D28
D27
D26
D25
D24
D23–20
D19
D18–17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
reserved
CPU_AHBbusclkcontrol(HALT)
LCDC_AHBbusclkcontrol(HALT)
GPIOnostopclockcontrol(HALT)
SRAMCclockcontrol(HALT)
EFSIObaudrateclkcontrol(HALT)
Misc(0x300010–0x300020)clock
control(HALT)
reserved
IVRAMarbiterclockcontrol
reserved
16-bittimer3clockcontrol
16-bittimer2clockcontrol
16-bittimer1clockcontrol
16-bittimer0clockcontrol
EGPIOandMisc(0x300C41–
0x300C4D)clockcontrol
I2Sclockcontrol
reserved
Watchdogtimerclockcontrol
GPIOnormalclockcontrol
SRAMCSAPBI/Fclockcontrol
SPIclockcontrol
EFSIOSAPBI/Fclockcontrol
CARDI/Fclockcontrol
ADCclockcontrol
ITCclockcontrol
DMACclockcontrol
RTCSAPBI/Fclockcontrol
1 On
0 Off
–
1
–
1
–
1
–
1
–
R/W
–
R/W
–
R/W
–
R/W
0whenbeingread.
00301B04
(W)
gatedclock
controlregister1
(pCMU
_GATEDCLK1)
Protected
–
1
On
0
Off
1 On
0 Off
–
d[31:30] reserved
d29
CPuahB_hCke:CPu_ahBBusClockControl(haLt)Bit
Controls clock (MCLK) supply to the CPU_AHB bus in HALT mode.
1 (R/W): On (default)
0 (R/W): Off
d28
LCdCahB_hCke:LCdC_ahBBusClockControl(haLt)Bit
Controls clock (MCLK) supply to the LCDC_AHB bus in HALT mode.
1 (R/W): On (default)
0 (R/W): Off
d27
gPionstP_hCke:gPionostopClockControl(haLt)Bit
Controls clock (MCLK) supply to the GPIO input/interrupt circuits in HALT mode.
1 (R/W): On (default)
0 (R/W): Off
d26
sraMC_hCke:sraMCClockControl(haLt)Bit
Controls clock (MCLK) supply to the SRAMC in HALT mode.
1 (R/W): On (default)
0 (R/W): Off
d25
eFsioBr_hCke:eFsioBaudrateClockControl(haLt)Bit
Controls clock (MCLK) supply to the EFSIO baud rate timer in HALT mode.
1 (R/W): On (default)
0 (R/W): Off
d24
MisC_hCke:Misc(0x300010–0x300020)ClockControl(haLt)Bit
Controls clock (MCLK) supply to the Misc registers (0x300010–0x300020) in HALT mode.
1 (R/W): On (default)
0 (R/W): Off