
iiBusModuLes:high-sPeeddMa(hsdMa)
s1C33L17teChniCaLManuaL
ePson
ii-1-27
II
HSDMA
address
0x00301162
0x00301164
0x00301166
0x00301168
0x0030116A
0x00301172
0x00301174
0x00301176
0x00301178
0x0030117A
0x00301182
0x00301184
0x00301186
0x00301188
0x0030118A
0x00301192
0x00301194
0x00301196
0x00301198
0x0030119A
0x0030119C
0x0030119E
Function
SelectsCh.0ADVmodefunctions.
SetsCh.0low-ordersourceaddressforADVmode.
SetsCh.0high-ordersourceaddressforADVmode.
SetsCh.0low-orderdestinationaddressforADV
mode.
SetsCh.0high-orderdestinationaddressforADV
mode.
SelectsCh.1ADVmodefunctions.
SetsCh.1low-ordersourceaddressforADVmode.
SetsCh.1high-ordersourceaddressforADVmode.
SetsCh.1low-orderdestinationaddressforADV
mode.
SetsCh.1high-orderdestinationaddressforADV
mode.
SelectsCh.2ADVmodefunctions.
SetsCh.2low-ordersourceaddressforADVmode.
SetsCh.2high-ordersourceaddressforADVmode.
SetsCh.2low-orderdestinationaddressforADV
mode.
SetsCh.2high-orderdestinationaddressforADV
mode.
SelectsCh.3ADVmodefunctions.
SetsCh.3low-ordersourceaddressforADVmode.
SetsCh.3high-ordersourceaddressforADVmode.
SetsCh.3low-orderdestinationaddressforADV
mode.
SetsCh.3high-orderdestinationaddressforADV
mode.
Selectsstandardoradvancedmode.
SetssequentialaccesstimeforIDMAandHSDMA.
Registername
HSDMACh.0ControlRegister(pHS0_ADVMODE)for
ADVmode
HSDMACh.0Low-OrderSourceAddressSetupRegister
(pHS0_AD_SADR)forADVmode
HSDMACh.0High-OrderSourceAddressSetup
RegisterforADVmode
HSDMACh.0Low-OrderDestinationAddressSetup
Register(pHS0_ADV_DADR)forADVmode
HSDMACh.0High-OrderDestinationAddressSetup
RegisterforADVmode
HSDMACh.1ControlRegister(pHS1_ADVMODE)for
ADVmode
HSDMACh.1Low-OrderSourceAddressSetupRegister
(pHS1_AD_SADR)forADVmode
HSDMACh.1High-OrderSourceAddressSetup
RegisterforADVmode
HSDMACh.1Low-OrderDestinationAddressSetup
Register(pHS1_ADV_DADR)forADVmode
HSDMACh.1High-OrderDestinationAddressSetup
RegisterforADVmode
HSDMACh.2ControlRegister(pHS2_ADVMODE)for
ADVmode
HSDMACh.2Low-OrderSourceAddressSetupRegister
(pHS2_AD_SADR)forADVmode
HSDMACh.2High-OrderSourceAddressSetup
RegisterforADVmode
HSDMACh.2Low-OrderDestinationAddressSetup
Register(pHS2_ADV_DADR)forADVmode
HSDMACh.2High-OrderDestinationAddressSetup
RegisterforADVmode
HSDMACh.3ControlRegister(pHS3_ADVMODE)for
ADVmode
HSDMACh.3Low-OrderSourceAddressSetupRegister
(pHS3_AD_SADR)forADVmode
HSDMACh.3High-OrderSourceAddressSetup
RegisterforADVmode
HSDMACh.3Low-OrderDestinationAddressSetup
Register(pHS3_ADV_DADR)forADVmode
HSDMACh.3High-OrderDestinationAddressSetup
RegisterforADVmode
HSDMASTD/ADVModeSelectRegister
(pHS_CNTLMODE)
DMASequentialAccessTimeRegister(pHS_ACCTIME)
size
16
The following describes each HSDMA control register.
The HSDMA control registers are mapped in the 16-bit device area from 0x301120 to 0x30119E, and can be ac-
cessed in units of half-words or bytes.
note: WhensettingtheHSDMAcontrolregisters,besuretowritea0,andnota1,forall“reservedbits.”