
ViPeRiPheRaLMoDuLes4(PoRts):GeneRaL-PuRPosei/oPoRts(GPio)
Vi-1-4
ePson
s1C33L17teChniCaLManuaL
selectinginputpins
The causes of interrupt allow selection of an input pin from the four predefined pins independently.
Table VI.1.4.1.1 shows the control bits and the selectable pins for each cause of interrupt.
TableVI.1.4.1.1SelectingPinsforPortInputInterrupts
Causeof
interrupt
FPT15
FPT14
FPT13
FPT12
FPT11
FPT10
FPT9
FPT8
FPT7
FPT6
FPT5
FPT4
FPT3
FPT2
FPT1
FPT0
11
P97
P96
P95
P94
P93
P92
P91
P90
P63
P62
P61
P60
P33
P32
P31
P30
Controlbit
SPTF[1:0](D[7:6])/Portinputinterruptselectregister4(0x3003C5)
SPTE[1:0](D[5:4])/Portinputinterruptselectregister4(0x3003C5)
SPTD[1:0](D[3:2])/Portinputinterruptselectregister4(0x3003C5)
SPTC[1:0](D[1:0])/Portinputinterruptselectregister4(0x3003C5)
SPTB[1:0](D[7:6])/Portinputinterruptselectregister3(0x3003C4)
SPTA[1:0](D[5:4])/Portinputinterruptselectregister3(0x3003C4)
SPT9[1:0](D[3:2])/Portinputinterruptselectregister3(0x3003C4)
SPT8[1:0](D[1:0])/Portinputinterruptselectregister3(0x3003C4)
SPT7[1:0](D[7:6])/Portinputinterruptselectregister2(0x3003C1)
SPT6[1:0](D[5:4])/Portinputinterruptselectregister2(0x3003C1)
SPT5[1:0](D[3:2])/Portinputinterruptselectregister2(0x3003C1)
SPT4[1:0](D[1:0])/Portinputinterruptselectregister2(0x3003C1)
SPT3[1:0](D[7:6])/Portinputinterruptselectregister1(0x3003C0)
SPT2[1:0](D[5:4])/Portinputinterruptselectregister1(0x3003C0)
SPT1[1:0](D[3:2])/Portinputinterruptselectregister1(0x3003C0)
SPT0[1:0](D[1:0])/Portinputinterruptselectregister1(0x3003C0)
10
P67
P66
P65
P64
P87
INT_USB
USB_PDREQ
INT_SPI
P17
P16
P15
P14
P13
P12
P11
P10
01
P53
P52
P51
P50
P83
P82
P81
P80
P27
P26
P25
P24
P23
P22
P21
P20
00
P43
P42
P41
P40
P73
P72
P71
P70
P07
P06
P05
P04
P03
P02
P01
P00
sPtsettings
note: TheFPT8,FPT9,FPT10,andFPT11interruptsystemsaresharedwiththeSPIandUSBinter-
rupts.WhenusingtheSPIandUSBinterrupts,settheSPTbitsto0b10.Inthiscase,theportin-
putinterruptcontrolregistersandsignalsareusedfortheSPIandUSBinterrupts.
Conditionsforportinput-interruptgeneration
Each port input interrupt can be generated by the edge or level of the input signal. SEPTx (Dx/0x3003C3, Dx
- 8/0x3003C7) is used for this selection. When SEPTx is set to 1, the FPTx interrupt will be generated at the
signal edge. When SEPTx is set to 0, the FPTx interrupt will be generated by the input signal level.
*sePt[7:0]:FPTxEdge/LevelSelectBitsinthePortInputInterruptEdge/LevelSelectRegister1(Dx/0x3003C3)
*sePt[F:8]:FPTxEdge/LevelSelectBitsinthePortInputInterruptEdge/LevelSelectRegister2(Dx-8/0x3003C7)
Furthermore, the signal polarity can be selected using SPPTx (Dx/0x3003C2, Dx - 8/0x3003C6).
*sPPt[7:0]:FPTxInputPolaritySelectBitsinthePortInputInterruptPolaritySelectRegister1(Dx/0x3003C2)
*sPPt[F:8]:FPTxInputPolaritySelectBitsinthePortInputInterruptPolaritySelectRegister2(Dx-8/0x3003C6)
With these registers, the port input interrupt condition is decided as shown in Table VI.1.4.1.2.
TableVI.1.4.1.2PortInputInterruptCondition
sePtx
1
0
sPPtx
1
0
1
0
FPtxinterruptcondition
Risingedge
Fallingedge
Highlevel
Lowlevel
When the input signal goes to the selected status, the cause-of-interrupt flag FPx is set to 1 and, if other inter-
rupt conditions set by the interrupt controller are met, an interrupt is generated.