
is1C33L17sPeCifiCations:PinDesCriPtion
s1C33L17teChniCaLManuaL
ePson
i-3-5
I
Pin
Table I.3.2.4 Input/Output Port and Peripheral Circuit Pin List
i/o
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/o
(Hi-Z)
i/
o
(H)
i/
o
(H)
i/
o
(H)
i/o
(Hi-Z)
i/o
(Hi-Z)
Pull-
up/down
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
100k PU
1
function
P00:
General-purpose I/O port (default)
SIN0:
Serial I/F Ch.0 data input
#DMAACK2: HSDMA Ch.2 acknowledge signal output
P01:
General-purpose I/O port (default)
SOUT0:
Serial I/F Ch.0 data output
#DMAACK3: HSDMA Ch.3 acknowledge signal output
P02:
General-purpose I/O port (default)
#SCLK0:
Serial I/F Ch.0 clock input/output
#DMAEND2: HSDMA Ch.2 end-of-transfer signal output
P03:
General-purpose I/O port (default)
#SRDY0:
Serial I/F Ch.0 ready input/output
#DMAEND3: HSDMA Ch.3 end-of-transfer signal output
P04:
General-purpose I/O port (default)
SIN1:
Serial I/F Ch.1 data input
I2S_SDO:
I2S send data signal
P05:
General-purpose I/O port (default)
SOUT1:
Serial I/F Ch.1 data output
I2S_WS_O: Output I2S word select signal
I2S_WS_I:
Input I2S word select signal
P06:
General-purpose I/O port (default)
#SCLK1:
Serial I/F Ch.1 clock input/output
I2S_SCK_O: Output I2S serial clock signal
I2S_SCK_I: Input I2S serial clock signal
P07:
General-purpose I/O port (default)
#SRDY1:
Serial I/F Ch.1 ready input/output
I2S_MCLK_O: Output I2S master clock signal
P10:
General-purpose I/O port (default)
I2S_SDI:
I2S receive data signal
SIN0:
Serial I/F Ch.0 data input
#DMAEND0: HSDMA Ch.0 end-of-transfer signal output
P11:
General-purpose I/O port (default)
I2S_WS_I:
Input I2S word select signal
SOUT0:
Serial I/F Ch.0 data output
#DMAEND1: HSDMA Ch.1 end-of-transfer signal output
P12:
General-purpose I/O port (default)
I2S_SCK_I: Input I2S serial clock signal
#SCLK0:
Serial I/F Ch.0 clock input/output
#DMAACK0: HSDMA Ch.0 acknowledge signal output
P13:
General-purpose I/O port (default)
I2S_MCLK_I: Input I2S master clock signal
#SRDY0:
Serial I/F Ch.0 ready input/output
#DMAACK1: HSDMA Ch.1 acknowledge signal output
P14:
General-purpose I/O port (default)
TM2:
16-bit timer 2 output
SIN1:
Serial I/F Ch.1 data input
DST0:
DST0 signal output for debugging (default)
P15:
General-purpose I/O port
TM3:
16-bit timer 3 output
SOUT1:
Serial I/F Ch.1 data output
TFT_CTL0: LCDC TFT I/F control signal 0 output
DST1:
DST1 signal output for debugging (default)
P16:
General-purpose I/O port
CARD0:
Card I/F I/O 0
#SCLK1:
Serial I/F Ch.1 clock input/output
TFT_CTL3: LCDC TFT I/F control signal 3 output
DPCO:
DPCO signal output for debugging (default)
P17:
General-purpose I/O port
CARD1:
Card I/F I/O 1
#SRDY1:
Serial I/F Ch.1 ready input/output
TFT_CTL2: LCDC TFT I/F control signal 2 output
P30:
General-purpose I/O port (default)
CARD2:
Card I/F signal 2 output
#DMAREQ0: HSDMA Ch.0 request input
FPDAT12:
LCD Data
P31:
General-purpose I/O port (default)
CARD3:
Card I/F signal 3 output
#DMAREQ1: HSDMA Ch.1 request input
FPDAT13:
LCD Data
QfP
12
13
14
15
17
18
19
20
21
22
24
25
26
27
28
29
8
9
Pinno.
Pinname
P00
SIN0
#DMAACK2
P01
SOUT0
#DMAACK3
P02
#SCLK0
#DMAEND2
P03
#SRDY0
#DMAEND3
P04
SIN1
I2S_SDO
P05
SOUT1
I2S_WS_O
I2S_WS_I
P06
#SCLK1
I2S_SCK_O
I2S_SCK_I
P07
#SRDY1
I2S_MCLK_O
P10
I2S_SDI
SIN0
#DMAEND0
P11
I2S_WS_I
SOUT0
#DMAEND1
P12
I2S_SCK_I
#SCLK0
#DMAACK0
P13
I2S_MCLK_I
#SRDY0
#DMAACK1
P14
TM2
SIN1
Dst0
P15
TM3
SOUT1
TFT_CTL0
Dst1
P16
CARD0
#SCLK1
TFT_CTL3
DPCo
P17
CARD1
#SRDY1
TFT_CTL2
P30
CARD2
#DMAREQ0
FPDAT12
P31
CARD3
#DMAREQ1
FPDAT13
PfBga
E2
F2
E3
F1
G2
F3
G1
G3
H1
H2
J4
J2
H3
J1
J3
K2
D1
D3