
ViiiPeRiPheRaLMoDuLes6(LCD):LCDContRoLLeR(LCDC)
Viii-1-46
ePson
s1C33L17teChniCaLManuaL
0x301a40:hR-tFtspecialoutputRegister(pLCDC_tso)
name
address
Registername
Bit
Function
setting
init. R/W
Remarks
–
CtL1CtL
PReset
FPsPoL
CtLsWaP
D31–4
D3
D2
D1
D0
reserved
TFT_CTL1control
TFT_CTL0–2presetenable
FPSHIFTpolarity
TFT_CTL0/TFT_CTL1swap
–
0
–
R/W
0whenbeingread.
ForHR-TFT
0x0mustbesetfor
STNpanels.
00301a40
(W)
hR-tFtspecial
outputregister
(pLCDC_TSO)
–
0
1 Program
Toggle/line
0
1 Program
Preset
0
1 Falling
Rising
0
1 Swap
Notswap
note: ThisregisterisusedonlyforsettingHR-TFTpanelparameters.WhenusinganSTNpanel,leave
thisregisterunalteredas0x0.
D[31:4] Reserved
D3
CtL1CtL:tFt_CtL1ControlBit
Selects the behavior of the TFT_CTL1 (CLS) signal.
1 (R/W): Toggle at the programmed timing
0 (R/W): Toggle every line (default)
Set CTL1CTL to 1 when using the TFT_CTL1 (CLS) signal that has been programmed using the
TFT_CTL1 Pulse Register (0x301A44) or preset with standard conditions. CTL1CTL is set to 0 by de-
fault, in this case the TFT_CTL1 (CLS) signal toggles between high and low every time the FPLINE (LP)
pulse is output.
D2
PReset:tFt_CtL0–2PresetenableBit
Enables use of the programmed TFT_CTL0 (PS), TFT_CTL1 (CLS), and TFT_CTL2 (REV) signals.
1 (R/W): Programmed signals
0 (R/W): Preset signal (default)
By setting PRESET to 1, the signal timing conditions may be programmed using the registers shown
below.
TFT_CTL0 (PS):
TFT_CTL0 Pulse Register (0x301A48)
TFT_CTL1 (CLS): TFT_CTL1 Pulse Register (0x301A44)
TFT_CTL2 (REV): TFT_CTL2 Register (0x301A4C)
When PRESET = 0, the TFT_CTL0, TFT_CTL1, and TFT_CTL2 signals are fixed at low.
D1
FPsPoL:FPshiFtPolarityselectBit
Selects the polarity of the FPSHIFT (CLK) signal for HR-TFT panels.
1 (R/W): Falling edge
0 (R/W): Rising edge (default)
When FPSPOL is set to 1, the FPDAT[11:0] output signal toggles at the rising edge (sampled at the
falling edge) of the FPSHIFT (CLK) signal. When FPSPOL is set to 0, the FPDAT[11:0] output signal
toggles at the falling edge (sampled at the rising edge) of the FPSHIFT (CLK) signal.
D0
CtLsWaP:tFt_CtL0/tFt_CtL1swapBit
Swaps the signal between TFT_CTL1 and TFT_CTL0.
1 (R/W): Swapped (TFT_CTL0 = CLS, TFT_CTL1 = PS)
0 (R/W): Not swapped (TFT_CTL0 = PS, TFT_CTL1 = CLS) (default)