
is1C33L17sPeCifiCations:eLeCtriCaLCharaCteristiCs
s1C33L17teChniCaLManuaL
ePson
i-7-3
I
E char
i.7.4CurrentConsumption
operatingcurrent
item
Current consumption during
CPU running
(MCLK=SDCLK)
Current consumption during
CPU running
(MCLK/SDCLK)
(MCLK=1/2SDCLK)
Current consumption
in HALT mode
Current consumption
in HALT mode
(Operating clock=48MHz
×1/n)
(Unless otherwise specified: VDDH=3.3V, VDD=1.8V, VSS=0V, Ta=25
°C)
symbol
IDD1
IDD2
IDD3
IDD4
Max.
–
unit
mA
Condition
20MHz
25MHz
33MHz
48MHz
66MHz
24/48MHz
30/60MHz
40/80MHz
45/90MHz
20MHz
25MHz
33MHz
48MHz
66MHz
1/1 (=48MHz)
1/2 (=24MHz)
1/4 (=12MHz)
1/8 (=6MHz)
1/16 (=3MHz)
1/32 (=1.5MHz)
typ.
10.0
12.0
16.0
22.0
30.0
12.0
16.0
21.0
23.0
1.4
1.7
2.2
3.2
6.3
3.2
2.3
1.8
1.6
1.4
1.3
Min.
–
1
2
3
Notes:
*1.
The program is executed in A0RAM.
OSC1 and all clocks for all peripheral circuits are off.
When MCLK is equal to or exceeds 66MHz, a PLL is used for x11(48/8 x 11). No PLL is used for
the other frequency. SSCG is always off.
SDCLK is off. (0x3003a4/D2 = 0)
All GPIO ports are set as input and pulled-up (no floating input).
CPU operations were assessed with a test program consisting of 51% load instructions, 21%
arithmetic operations instructions, 10% branch instructions, and 18% ext instructions running in
A0RAM.
*2.
The program is executed in SDRAM (Micron / MT48LC8M16A2).
OSC1 and all clocks for peripheral circuits (except the SDRAMC clock) are off.
(0x301b00=0x00000040, 0x301b04 = 0x0)
When MCLK/SDCLK= 30/60MHz: PLL is on(48/8 x 10),
40/80MHz: PLL is on(48/6 x 10),
45/90MHz: PLL is on(48/8 x 15),
24/48MHz: PLL is off
All unused GPIO ports are set as input and pulled-up (no floating input).
CPU operations were assessed with a test program consisting of 51% load instructions, 21%
arithmetic operations instructions, 10% branch instructions, and 18% ext instructions running in
A0RAM.
*3.
The program is executed in A0RAM.
OSC1 and all clocks for peripheral circuits are off.
When MCLK is equal to or exceeds 66MHz, a PLL is used for x11(48/8 x 11). No PLL is used for
the other frequency. SSCG is always off.
SDCLK is off. (0x3003a4/D2 = 0)
All GPIO(Except P7[4:0]) ports are set to output Low level. P7[4:0] is pull-up enabled.
Data bus, Address bus, #CE signals are low-drive enabled.