
V PeRiPheRaL MoDuLes 3 (inteRFaCe): i2s inteRFaCe (i2s)
V-4-34
ePson
s1C33L17 teChniCaL ManuaL
0x00301C14: i2s FiFo status Register (pi2s_FiFo_status)
Register name
address
Bit
name
Function
setting
init. R/W
Remarks
i2s FiFo status
Register
(pi2s_FiFo_
status)
0x00301C14
(32 bits)
D31–10 –
reserved
–
0 when being read.
D9
i2sFiFoFF1 I2S CH.1 FIFO full flag
1 Full
0 Not full
0
R
D8
i2sFiFoeF1 I2S CH.1 FIFO empty flag
1 Empty
0 Not empty
1
R
D7–5 –
reserved
–
0 when being read.
D4–2 FiFostat0
[2:0]
I2S CH.0 FIFO state machine FIFOSTAT0[2:0]
State
0x0
R
0x7–0x6
0x5
0x4
0x3
0x2
0x1
0x0
reserved
FLUSH
EMPTY
LACK
FULL
INIT
STOP
D1
i2sFiFoFF0 I2S CH.0 FIFO full flag
1 Full
0 Not full
0
R
D0
i2sFiFoeF0 I2S CH.0 FIFO empty flag
1 Empty
0 Not empty
1
R
D[31:10] Reserved
D9
i2sFiFoFF1: i2s Ch.1 FiFo Full Flag
Indicates whether the receive FIFO is full or not.
1 (R):
Full
0 (R):
Not full (default)
I2SFIFOFF1 is set to 1 when the FIFO becomes full of the received data (16 or 24 bits
× 2 channels (L
& R)
× 4). In this case, it is necessary to read out the received data from the FIFO, otherwise, the new-
est data in the FIFO will be overwritten with a new data received.
I2SFIFOFF1 is reset to 0 by reading the stored data.
D8
i2sFiFoeF1: i2s Ch.1 FiFo empty Flag
Indicates whether the receive FIFO is empty or not.
1 (R):
Empty (default)
0 (R):
Not empty
I2SFIFOEF1 is reset to 0 when a received data is written to the FIFO and is set to 1 when all the stored
data are read out.
D[7:5]
Reserved
D[4:2]
FiFostat0[2:0]: i2s Ch.0 FiFo state Machine Bits
Indicates the transmit FIFO status.
Table V.4.8.8 Monitoring the FIFO State Machine
FiFostat0[2:0]
state
0x7–0x6
Reserved
0x5
FLUSH: FIFO is flushing the remained audio data before it stops.
0x4
EMPTY: FIFO is empty.
0x3
LACK: FIFO is not full and not empty.
0x2
FULL: FIFO is full.
0x1
INIT:
Initialize all four entries of FIFO.
0x0
STOP: FIFO is idle.
(Default: 0x0)
D1
i2sFiFoFF0: i2s Ch.0 FiFo Full Flag
Indicates whether the transmit FIFO is full or not.
1 (R):
Full
0 (R):
Not full (default)
I2SFIFOFF0 is set to 1 when the FIFO becomes full of the written data (16 or 24 bits
× 2 channels (L &
R)
× 4) to indicate that no more data can be written.
I2SFIFOFF0 is reset to 0 when the stored data is read out to transmit.