
MOTOROLA
Chapter 1. Overview
1-41
Differences Between the MPC603e and the G2 and G2_LE Cores
—
One new register is
implemented for identifying
specific version and
revision level of the
system-on-a-chip (SOC)
The system version register (SVR) can be accessed with
mfspr
using SPR286. This register is programmed
externally by the chip-integrator.
The G2 core has four pairs
of data and four pairs of
instruction BAT registers
The G2_LE has eight pairs
of data and eight pairs of
instruction BAT registers
IBAT4–IBAT7 are the four additional pairs of instruction
BATs and DBAT4–DBAT7 are the four additional data BATs
in G2_LE only. HID2[HBE] is added to the G2_LE for
enabling or disabling the four additional pairs of BAT
registers. These BATs are accessible by the
mfspr
and
mtspr
instructions regardless of the setting of HID2[HBE].
HID0–HID2 are the three
unique hardware
implementation registers
for the G2 core
2
New bits are defined in
HID2 for enabling the high
BATs and true little-endian
mode
HID0 and HID1 provide the means for enabling core
checkstops and features and allows software to read the
configuration of PLL configuration signals.
HID2 enables cache way-locking; it also enables the true
little-endian mode and the new additional BAT registers, for
the G2_LE core.
—
The LSSD test control and
the scan chain connections
are rearranged in the
G2_LE
New test integration requirements
—
G2_LE has seven
additional signals for
address matching,
combinational matching,
and breakpoints.
The G2_LE core implements the following additional
features:
To support true little-endian mode core_tle is
implemented
To support critical interrupt function core_cint is
implemented
To support breakpoint state output, core_iabr,
core_iabr2, core_dabr, and core_dabr2 are
implemented
To support additional debug features core_tdo_oe is
added
1
The MPC603e processor version number is 6 for PID6-603e and 7 for the PID7t-603e. The revision level starts at
0x0100 and changes for each revision of the MPC603e.
2
HID0–HID1 are the two unique hardware implementation registers for the MPC603e.
Table 1-6. Differences Between G2 and G2_LE Cores (continued)
G2 Core
G2_LE Core
Impact
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.