
MOTOROLA
Chapter 8. Signal Descriptions
8-7
Signal Configurations
core_artry_in
Address retry
Address termination —
1
I
8.3.5.2
core_artry_out
core_artry_oe
1
O
core_artry_oe
Address retry output
enable
Output enable
—
1
O
core_artry_tre
Address retry
high-impedance enable
High-impedance
control
—
1
I
core_bg
Bus grant
Address arbitration
—
1
I
8.3.1.2
core_br
Bus request
Address arbitration
core_outputs_oe
1
O
8.3.1.1
core_ci
Cache inhibit
Transfer attribute
core_a_oe
1
O
8.3.4.5
core_cint
1
Critical interrupt
Interrupt, checkstop
—
1
I
8.3.9.2
core_clk_out
Test clock
Clocks
core_outputs_oe
1
O
8.3.15.2
core_ckstp_in
Checkstop
Interrupt, checkstop
—
1
I
8.3.9.5
core_ckstp_out
core_ckstp_oe
1
O
core_ckstp_oe
Checkstop output
enable
Output enable
—
1
O
core_ckstp_tre
Checkstop
high-impedance enable
High-impedance
control
—
1
I
core_cse[0:1]
Cache set entry
Transfer attribute
core_a_oe
2
O
8.3.4.8
core_d_oe
Data bus output enable
Output enable
core_d_tre
1
O
8.3.7.1.4
core_d_tre
Data bus
high-impedance enable
High-impedance
control
core_d_oe
1
I
core_dabr
1
dabr1 watchpoint
Debug control
core_outputs_oe
1
O
8.3.14.3
core_dabr2
1
dabr2 watchpoint
core_outputs_oe
1
O
8.3.14.4
core_dbb_in
Data bus busy
Data arbitration
—
1
I
8.3.6.3
core_dbb_out
core_dbb_oe
1
O
core_dbb_oe
Data bus busy output
enable
Output enable
—
1
O
core_dbb_tre
Data bus busy
high-impedance enable
High-impedance
control
—
1
I
core_dbg
Data bus grant
Data arbitration
—
1
I
8.3.6.1
core_dbdis
Data bus disable
Data transfer
—
1
I
8.3.7.4
core_dbwo
Data bus write only
Data arbitration
—
1
I
8.3.6.2
core_dh_in[0:31]
Data bus high
Data transfer
core_dh_ien
32
I
8.3.7.1
core_dh_out[0:31]
core_d_oe
32
O
core_dh_ien
dh input enable
Input enable
—
1
O
Table 8-4. G2 Core Signal Cross Reference (continued)
Signal
(or Signal Pair)
Signal Name
Functional
Grouping
Corresponding
ien, oe, and tre
No. of
Signals
I/O
Section
No.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.