
Tables
Table
Number
Title
Page
Number
xxvi
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
3-11
3-13
3-14
3-15
3-16
3-17
3-18
3-19
3-20
3-21
3-22
3-23
3-24
3-25
3-26
3-27
3-28
3-29
3-30
3-31
3-32
3-33
3-34
3-35
4-1
4-2
4-3
4-4
4-5
4-6
4-7
4-8
4-9
4-10
4-11
4-12
4-13
4-14
4-15
4-16
4-17
Floating-Point Compare Instructions ........................................................................3-18
Floating-Point Move Instructions..............................................................................3-18
Integer Load Instructions...........................................................................................3-20
Integer Store Instructions...........................................................................................3-21
Integer Load and Store with Byte-Reverse Instructions............................................3-22
Integer Load and Store Multiple Instructions............................................................3-23
Integer Load and Store String Instructions................................................................3-23
Floating-Point Load Instructions...............................................................................3-24
Floating-Point Store Instructions...............................................................................3-25
Branch Instructions....................................................................................................3-27
Condition Register Logical Instructions....................................................................3-27
Trap Instructions........................................................................................................3-27
Move To/From Condition Register Instructions........................................................3-28
Memory Synchronization Instructions—UISA.........................................................3-29
Move From Time Base Instruction............................................................................3-30
Memory Synchronization Instructions—VEA..........................................................3-31
User-Level Cache Instructions ..................................................................................3-31
External Control Instructions ....................................................................................3-32
System Linkage Instructions .....................................................................................3-33
Move To/From Machine State Register Instructions.................................................3-33
Move To/From Special-Purpose Register Instructions..............................................3-34
Implementation-Specific SPR Encodings (
mfspr
) ...................................................3-34
Segment Register Manipulation Instructions ............................................................3-36
Translation Lookaside Buffer Management Instructions..........................................3-37
Combinations of W, I, and M Bits.............................................................................4-13
MEI State Definitions................................................................................................4-16
core_cse[0:1] Signal Encoding..................................................................................4-18
Memory Coherency Actions on Load Operations.....................................................4-19
Memory Coherency Actions on Store Operations.....................................................4-20
Response to Bus Transactions...................................................................................4-20
Bus Operations Caused by Cache Control Instructions (WIM = 001)......................4-27
MEI State Transitions................................................................................................4-29
Cache Organization ...................................................................................................4-32
HID0 Bits Used to Perform Cache Locking..............................................................4-33
HID2 Bits Used to Perform Cache Way-Locking.....................................................4-33
MSR Bits Used to Perform Cache Locking ..............................................................4-33
Example BAT Settings for Cache Locking ...............................................................4-35
MSR Bits for Disabling Exceptions ..........................................................................4-35
G2 Core DWLCK[0–2] Encodings ...........................................................................4-38
Example BAT Settings for Cache Locking ...............................................................4-39
MSR Bits for Disabling Exceptions ..........................................................................4-40
F
Freescale Semiconductor, Inc.
n
.