
8-52
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Signal Descriptions
with respect to the G2 and G2_LE cores. The control signals—core_iabr, core_iabr2,
core_dabr, and core_dabr2 are watchpoint/breakpoint indicator signals.
8.3.14.1 Instruction Address Breakpoint Register Watchpoint
(core_iabr)—Output
The instruction address breakpoint register (core_iabr) signal is an output on the G2 core.
See Section 2.1.2.14, “Instruction Address Breakpoint Registers (IABR and IABR2),” for
more information. Following are the state meaning and timing comments for the core_iabr
input signal.
State Meaning
Asserted—Indicates that the IABR register has matched with the
instruction address breakpoint condition set in the IBCR. See
Section 2.1.2.14.1, “Instruction Address Breakpoint Control
Registers (IBCR)—G2_LE Only,” for more information.
Negated—Indicates that IABR has not matched or IBCR has
disabled the breakpoint.
Timing Comments
Assertion/Negation—Occurs synchronously with respect to bus
clock cycles.
8.3.14.2 Instruction Address Breakpoint Register Watchpoint
(core_iabr2)—Output
The instruction address breakpoint register (core_iabr2) signal is an output on the G2_LE
core. See Section 2.1.2.14, “Instruction Address Breakpoint Registers (IABR and
IABR2),” for more information. Following are the state meaning and timing comments for
the core_iabr2 input signal.
State Meaning
Asserted—Indicates that the IABR2 register has matched with the
instruction address breakpoint condition set in the IBCR. See
Section 2.1.2.14.1, “Instruction Address Breakpoint Control
Registers (IBCR)—G2_LE Only,” for more information.
Negation—Indicates that IABR2 has not matched or IBCR has
disabled the breakpoint.
Timing Comments
Assertion/Negation—Occurs synchronously with respect to bus
clock cycles.
8.3.14.3 Data Address Breakpoint Register Watchpoint
(core_dabr)—Output
The data address breakpoint register (core_dabr) signal is an output on the G2_LE core. See
Section 2.1.2.15, “Data Address Breakpoint Register (DABR and DABR2)—G2_LE
Only,” for more information. Following is the state meaning and timing comments for the
core_dabr input signal.
F
Freescale Semiconductor, Inc.
n
.