
xxxiv
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Suggested Reading
Chapter 9, “Core Interface Operation,” describes signal timings for various
operations. It also provides a detailed description of the 60x bus interface, the
multiple bus master capability, and the memory coherency features of the G2 core.
Chapter 10, “Power Management,” provides information about the power saving
modes for the G2 core.
Chapter 11, “Debug Features,” provides information about the debug features of the
G2_LE core. This chapter also describes trace facility debug features for both the G2
and G2_LE cores.
Appendix A, “PowerPC Instruction Set Listings,” lists all the PowerPC instructions
while indicating those instructions that are not implemented by the G2 and G2_LE
cores; it also includes the instructions that are specific to the G2 and G2_LE cores.
Instructions are grouped according to mnemonic, opcode, function, and form. Also
included is a quick referrence table that contains general information, such as the
architecture level, privilege level, and form, and indicates if the instruction is 64-bit
and optional.
Appendix B, “Revision History,” lists the major differences between Revision 1 and
Revision 2 of the
G2 Core Reference Manual
.
This reference manual also includes a glossary and an index.
Suggested Reading
This section lists additional reading that provides background for the information in this
reference manual, as well as general information about the PowerPC architecture.
General Information
The following documentation, available through Morgan-Kaufmann Publishers, 340 Pine
Street, Sixth Floor, San Francisco, CA, provides useful information about the PowerPC
architecture and computer architecture in general:
The PowerPC Architecture: A Specification for a New Family of RISC Processors
,
Second Edition, by International Business Machines, Inc.
Updates to the architecture specification are accessible via the world-wide web at
http://www.austin.ibm.com/tech/ppc-chg.html.
PowerPC Microprocessor Common Hardware Reference Platform: A System
Architecture
, by Apple Computer, Inc., International Business Machines, Inc., and
Motorola, Inc.
Computer Architecture: A Quantitative Approach
, Second Edition,
John L. Hennessy and David A. Patterson.
Computer Organization and Design: The Hardware/Software Interface
, Second
Edition, David A. Patterson and John L. Hennessy.
F
Freescale Semiconductor, Inc.
n
.