
MOTOROLA
Chapter 8. Signal Descriptions
8-9
Signal Configurations
core_sreset
Soft reset
Reset
—
1
I
8.3.10.2
core_svr[0:31]
1
System version register
Reset config.
—
32
I
8.3.10.3.6
core_sysclk
System clock
Clocks
—
1
I
8.3.15.1
core_ta
Transfer acknowledge
Data termination
—
1
I
8.3.8.1
core_tap_en
Test access point enable Test interface
—
1
I
8.3.12.6
core_tben
Time base enable
Processor status
—
1
I
8.3.11.4
core_tbst_in
Transfer burst
Transfer attribute
—
1
I
8.3.4.3
core_tbst_out
core_a_oe
1
O
core_tc[0:1]
Transfer code
Transfer attribute
core_a_oe
2
O
8.3.4.4
core_tck
JTAG test clock
JTAG/COP interface —
1
I
8.3.12.1
core_tdi
JTAG test data
JTAG/COP interface —
1
I
8.3.12.2
core_tdo
core_tdo_oe
1
O
8.3.12.3
core_tdo_oe
tdo output enable
Output enable
—
1
O
8.3.12.3.1
core_tea
Transfer error
acknowledge
Data termination
—
1
I
8.3.8.3
core_tlbisync
TLBI sync
Processor status
—
1
I
8.3.11.5
core_tle
1
True little-endian mode
Interrupts,
checkstops, reset
—
1
I
8.3.10.3.5
core_tlmsel
Test linking module
select
Test interface
—
1
O
8.3.12.7
core_tms
JTAG test mode select
JTAG/COP interface —
1
I
8.3.12.4
core_trst
JTAG test reset
JTAG/COP interface —
1
I
8.3.12.5
core_ts_in
Transfer start
Address start
—
1
I
8.3.2.1
core_ts_out
core_a_oe
1
O
core_tsiz[0:2]
Transfer size
Transfer attribute
core_a_oe,
core_abb_oe
3
O
8.3.4.2
core_tt_in[0:4]
Transfer type
Transfer attribute
—
5
I
8.3.4.1
core_tt_out[0:4]
core_a_oe
5
O
core_wt
Write-through
Transfer attribute
core_a_oe
1
O
8.3.4.6
1
G2_LE only.
Table 8-4. G2 Core Signal Cross Reference (continued)
Signal
(or Signal Pair)
Signal Name
Functional
Grouping
Corresponding
ien, oe, and tre
No. of
Signals
I/O
Section
No.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.