
Index-8
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
N–P
Minor processor design revision indicator, 2-5
Misaligned accesses, 3-2
Misaligned data transfer, 9-16
MMU, 1-3, 4-8
Mode control bits, 4-2
Move instructions, 3-18
MSR (machine state register)
bit settings, 2-6, 5-12
DR/IR bit, 2-7, 5-14
EE bit, 2-7, 5-13
FE0/FE1 bits, 5-14
POW bit, 2-6, 5-12
RI bit, 5-16
settings due to exception, 5-18
TGPR bit, 2-6, 5-13
MSR{EE}, 10-6
MSR{POW}, 10-6
MSR{SE}, 11-4
N
Nap mode, 10-2
No-DRTRY mode, 9-39
Nondenormalized mode, support, 3-15
Nonmaskable, asynchronous, 5-6
NOOPTI, 2-13, 4-8
O
Operand conventions, 3-1
Operand placement and performance, 3-4
Operating environment architecture (OEA), xxxii, 3-32,
6-1
Optional instructions, A-36
OR
condition, 11-7
function, 11-5
operation, 11-6
Other debug resources, 11-3
Out-of-Order Data Accesses, 4-14
Output enable signals, 8-1
P
Page address translation
page address translation flow, 6-27
page size, 6-21
selection of page address translation, 6-8, 6-14
table search operation, 6-27
TLB organization, 6-26
Page history status
R and C bit recording, 6-11, 6-21-6-24
Page tables
resources for table search operations, 6-32
software table search operation, 6-31, 6-36
SPRG(4-7) registers, 2-8
table search for PTE, 6-27
Performance considerations, memory, 7-22
Performance transparent functionality, 10-3
Phase-locked loop, 10-2
Physical address generation
memory management unit, 6-1
Physical block number, 2-19
Pipeline
instruction timing, definition, 7-2
pipeline stages, 7-7
superscalar/pipeline diagram, 7-5
Pipelined execution unit, 7-4
Power management
doze mode, 10-3
doze, nap, sleep, DPM bits, 2-14
full-power mode, 10-3
nap mode, 10-4
programmable power modes, 10-3
sleep mode, 10-5
software considerations, 10-6
Power management modes, 1-14, 10-3
Power-on reset, 5-8, 5-19
Power-on reset settings, 5-20
PowerPC architecture
instruction list, A-1, A-8, A-15
levels of implementation, 1-15
operating environment architecture (OEA), xxxii,
3-32
user instruction set architecture (UISA), xxxi, 2-1
virtual environment architecture (VEA), xxxi, 3-30
Power-saving mode, 10-1
PR, 5-13
Privilege level (PR), 2-7, 11-3
Privilege levels, supervisor-level cache instruction, 3-36
Privileged state,
see
Supervisor mode
Problem state,
see
User mode
Process revision, 2-5
Processor control instructions, 3-28, 3-30, 3-33, A-23
Processor ID type, 2-4
Processor identification, 2-5
Program, 5-5
Program exception, 5-31
Program order, definition, 7-2
Program-controllable power reduction mode, 10-1
Programmable power modes, 10-2
Programmable power states
doze mode, 10-3
full-power mode (DPM enabled/disabled), 10-3
nap mode, 10-4
sleep mode, 10-5
Protection of memory areas
no-execute protection, 6-12
F
Freescale Semiconductor, Inc.
n
.