
MOTOROLA
Appendix B. Revision History
B-3
Revision Changes From Revision 0 to Revision 1
4.12, 4-32
Replace the first paragraph with the following:
This section describes the entire cache locking and cache
way-locking features of the G2 core.
The title of the second bullet should be: ‘Way-Locking.’
The title of Table 4-11 should read, “HID2 Bits Used to Perform
Cache Way-Locking.”
Replace the first paragraph with the following:
This section describes the procedures for performing data cache
locking on the G2 core.
In Table 4-14, “MSR Bits for Disabling Exceptions,” replace the
description of bit 24 with the following:
4.12.1, 4-32
4.12.2, 4-33
4.12.3.1, 4-34
4.12.3.1.3, 4-35
4.12.3.1.7, 4-37
Replace the first paragraph with the following:
Data cache way-locking is controlled by HID2[DWLCK], bits
24–26. Table 4-15 shows the HID2[DWLCK[0–2]] settings for the
G2 core embedded processor.
The title of Table 4-15 should read, “G2 Core DWLCK[0–2]
Encodings.”
Replace the paragraph after Table 4-15 with the following:
The following assembly code locks way 0 of the G2 core data cache:
Replace the first paragraph with the following:
This section describes the procedures for performing instruction
cache locking on the G2 core.
In Table 4-17, “MSR Bits for Disabling Exceptions,” replace the
description of bit 24 with the following:
4.12.3.1.7, 4-37
4.12.3.2, 4-38
4.12.3.2.3, 4-40
4.12.3.2.6, 4-42
Remove ‘(G2_LE Only)’ from the heading and replace the first
paragraph with the following:
Instruction cache way-locking is controlled by the
HID2[IWLCK],
bits 16–18. Table 4-18 shows the HID2[IWLCK[0–2]] settings for
the G2 core embedded processor.
The title of Table 4-18 should read, “G2 Core IWLCK[0–2]
Encodings.” Replace the paragraph after Table 4-18 with the
following:
4.12.3.2.6, 4-42
24
CE
Critical interrupt enable
24
CE
Critical interrupt enable
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.